Texas Instruments TMS320C6A816 Series Technical Reference Manual page 181

C6-integra dsp+arm processors
Table of Contents

Advertisement

www.ti.com
TPCC Channel
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
SPRUGX9 – 15 April 2011
Submit Documentation Feedback
Preliminary
Table 1-67. EDMA Channel Synchronization Events (continued)
Default Event #
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
© 2011, Texas Instruments Incorporated
Binary
Default Event
11 0000
TINTEVT4
11 0001
TINTEVT5
11 0010
TINTEVT6
11 0011
TINTEVT7
11 0100
GPMCEVT
11 0101
HDMIEVT
11 0110
Unused
11 0111
Unused
11 1000
Unused
11 1001
Unused
11 1010
I2CTXEVT0
11 1011
I2CRXEVT0
11 1100
I2CTXEVT1
11 1101
I2CRXEVT1
11 1110
Unused
11 1111
Unused
EDMA and EDMA Events
Source
Timer 4
Timer 5
Timer 6
Timer 7
GPMC
HDMI
I2C0
I2C0
I2C1
I2C1
181
Chip Level Resources

Advertisement

Table of Contents
loading

Table of Contents