32-Bit Arm
®
Cortex
®
-M0+ MCU
HT32F50231/HT32F50241
SDA
SCL
Figure 139. START and STOP Condition
Data Validity
The data on the SDA line must be stable during the high period of the SCL clock. The SDA data
state can only be changed when the clock signal on the SCL line is in a low state.
SDA
SCL
Figure 140. Data Validity
Rev. 1.00
S
START Condition
Change of
Stable data line
data allowed
393 of 486
SDA
SCL
P
STOP Condition
July 31, 2018
Need help?
Do you have a question about the HT32F50231 and is the answer not in the manual?