Features; Functional Descriptions; Counter Mode - Holtek HT32F50231 User Manual

32-Bit Arm ® Cortex ® -M0+ MCU
HT32F50231/HT32F50241

Features

▄
16-bit up/down auto-reload counter
▄
16-bit programmable prescaler that allows division the counter clock frequency by any factor
between 1 and 65536
▄
Up to 4 independent channels for:
● Input Capture function
● Compare Match Output
● PWM waveform Generation – Edge and Center-aligned Counting Mode
● Single Pulse Mode Output
▄
Complementary Outputs with programmable dead-time insertion
▄
Repetition counter updates timer registers only after a given number of counter cycles.
▄
Synchronization circuit controls the timer with external signals and can interconnect several
timers together.
▄
Interrupt generation on the following events:
● Update event 1
● Update event 2
● Trigger event
● Input capture event
● Output compare match
● Break event – only interrupt
▄
MCTM Master/Slave mode controller
▄
Supports 3-phase motor control and hall sensor interface
▄
Break input signals to assert the timer output signals in reset state or in a known state

Functional Descriptions

Counter Mode

Up-Counting
In this mode the counter counts continuously from 0 to the counter-reload value, which is defined
in the CRR register, in a count-up direction. Once the counter reaches the counter-reload value,
the Timer Module generates an overflow event and the counter restarts to count once again from
0. This action will continue repeatedly. The counting direction bit DIR in the CNTCFR register
should be set to 0 for the up-counting mode.
When an update event 1 is generated by setting the UEV1G bit in the EVGR register to 1, the
counter value will also be initialised to 0.
Rev. 1.00 299 of 486 July 31, 2018