32-Bit Arm
®
Cortex
®
-M0+ MCU
HT32F50231/HT32F50241
Channel 2 Capture / Compare Register – CH2CCR
This register specifies the timer channel 2 capture / compare value.
Offset:
0x098
Reset value: 0x0000_0000
31
Type/Reset
23
Type/Reset
15
Type/Reset
RW
0 RW
7
Type/Reset
RW
0 RW
Bits
Field
[15:0]
CH2CCV
Rev. 1.00
30
29
28
22
21
20
14
13
12
0 RW
0 RW
6
5
4
0 RW
0 RW
Descriptions
Channel 2 Capture / Compare Value
- When Channel 2 is configured as an output
The CH2CCR value is compared with the counter value and the comparison result
is used to trigger the CH2OREF output signal.
- When Channel 2 is configured as an input
The CH2CCR register stores the counter value captured by the last channel 2
capture event.
243 of 486
27
26
Reserved
19
18
Reserved
11
10
CH2CCV
0 RW
0 RW
0 RW
3
2
CH2CCV
0 RW
0 RW
0 RW
25
24
17
16
9
8
0 RW
0
1
0
0 RW
0
July 31, 2018
Need help?
Do you have a question about the HT32F50231 and is the answer not in the manual?
Questions and answers