Freescale Semiconductor e200z3 Reference Manual page 263

Power architecture core
Table of Contents

Advertisement

Table 6-6. SPE Complex Integer Instruction Timing (continued)
Instruction
evdivws
evdivwu
evmhegsmfaa
evmhegsmfan
evmhegsmiaa
evmhegsmian
evmhegumiaa
evmhegumian
evmhesmf
evmhesmfa
evmhesmfaaw
evmhesmfanw
evmhesmi
evmhesmia
evmhesmiaaw
evmhesmianw
evmhessf
evmhessfa
evmhessfaaw
evmhessfanw
evmhessiaaw
evmhessianw
evmheumi
evmheumia
evmheumiaaw
evmheumianw
evmheusiaaw
evmheusianw
evmhogsmfaa
evmhogsmfan
evmhogsmiaa
evmhogsmian
evmhogumiaa
Freescale Semiconductor
Latency Throughput
12–32
12–32
12–32
12–32
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
e200z3 Power Architecture Core Reference Manual, Rev. 2
Instruction Pipeline and Execution Timing
Comments
Timings are data dependent
Timings are data dependent
6-25

Advertisement

Table of Contents
loading

Table of Contents