Freescale Semiconductor e200z3 Reference Manual page 137

Power architecture core
Table of Contents

Advertisement

Table 3-7
lists SPE APU instructions.
1
Bit Reversed Increment
Initialize Accumulator
Multiply Half Words, Even, Guarded, Signed, Modulo, Fractional and Accumulate
Multiply Half Words, Even, Guarded, Signed, Modulo, Fractional and Accumulate Negative evmhegsmfan
Multiply Half Words, Even, Guarded, Signed, Modulo, Integer and Accumulate
Multiply Half Words, Even, Guarded, Signed, Modulo, Integer and Accumulate Negative
Multiply Half Words, Even, Guarded, Unsigned, Modulo, Integer and Accumulate
Multiply Half Words, Even, Guarded, Unsigned, Modulo, Integer and Accumulate Negative evmhegumian
Multiply Half Words, Odd, Guarded, Signed, Modulo, Fractional and Accumulate
Multiply Half Words, Odd, Guarded, Signed, Modulo, Fractional and Accumulate Negative evmhogsmfan
Multiply Half Words, Odd, Guarded, Signed, Modulo, Integer and Accumulate
Multiply Half Words, Odd, Guarded, Signed, Modulo, Integer and Accumulate Negative
Multiply Half Words, Odd, Guarded, Unsigned, Modulo, Integer and Accumulate
Multiply Half Words, Odd, Guarded, Unsigned, Modulo, Integer and Accumulate Negative evmhogumian
Vector Absolute Value
Vector Add Immediate Word
Vector Add Signed, Modulo, Integer to Accumulator Word
Vector Add Signed, Saturate, Integer to Accumulator Word
Vector Add Unsigned, Modulo, Integer to Accumulator Word
Vector Add Unsigned, Saturate, Integer to Accumulator Word
Vector Add Word
Vector AND
Vector AND with Complement
Vector Compare Equal
Vector Compare Greater Than Signed
Vector Compare Greater Than Unsigned
Vector Compare Less Than Signed
Vector Compare Less Than Unsigned
Vector Convert Floating-Point from Signed Fraction
Vector Convert Floating-Point from Signed Integer
Vector Convert Floating-Point from Unsigned Fraction
Vector Convert Floating-Point from Unsigned Integer
Vector Convert Floating-Point to Signed Fraction
Vector Convert Floating-Point to Signed Integer
Freescale Semiconductor
Table 3-7. SPE APU Vector Instructions
Instruction
e200z3 Power Architecture Core Reference Manual, Rev. 2
Instruction Model
Mnemonic
Syntax
brinc
rD,rA,rB
evmra
rD,rA
evmhegsmfaa
rD,rA,rB
rD,rA,rB
evmhegsmiaa
rD,rA,rB
evmhegsmian
rD,rA,rB
evmhegumiaa
rD,rA,rB
rD,rA,rB
evmhogsmfaa
rD,rA,rB
rD,rA,rB
evmhogsmiaa
rD,rA,rB
evmhogsmian
rD,rA,rB
evmhogumiaa
rD,rA,rB
rD,rA,rB
evabs
rD,rA
evaddiw
rD,rB,UIMM
evaddsmiaaw
rD,rA
evaddssiaaw
rD,rA
evaddumiaaw
rD,rA
evaddusiaaw
rD,rA
evaddw
rD,rA,rB
evand
rD,rA,rB
evandc
rD,rA,rB
evcmpeq
crD,rA,rB
evcmpgts
crD,rA,rB
evcmpgtu
crD,rA,rB
evcmplts
crD,rA,rB
evcmpltu
crD,rA,rB
evfscfsf
rD,rB
evfscfsi
rD,rB
evfscfuf
rD,rB
evfscfui
rD,rB
evfsctsf
rD,rB
evfsctsi
rD,rB
3-9

Advertisement

Table of Contents
loading

Table of Contents