Figure 13.61 Mpx Interface Timing; Table 1.1 Sh7751 Series Features - Hitachi SH7751 Hardware Manual

Superh risc engine
Table of Contents

Advertisement

Table 1.1
SH7751 Series Features
Item
LSI
Rev. 3.0, 04/02, page 2 of 1064
Features

Operating frequency: 240 MHz*

Performance:

430 MIPS (240 MHz), 360 MIPS (200 MHz)

300 MIPS (167 MHz), 240 MIPS (133 MHz)

1.2 GFLOPS (167 MHz), 0.93 GFLOPS (133 MHz)

1.7 GFLOPS (240 MHz), 1.4 GFLOPS (200 MHz)

Superscalar architecture: Parallel execution of two instructions

Packages: 256-pin QFP, 256-pin BGA

External buses (SH buses)

Separate 26-bit address and 32-bit data buses

External bus frequency of 1, 1/2, 1/3, 1/4, 1/6, or 1/8 times internal
bus frequency

External bus (PCI bus):

32-bit address/data multiplexing

Selection of internal clock or external PCI-dedicated clock
1
1
/200 MHz*
/167 MHz*
2
2
/133 MHz*

Advertisement

Table of Contents
loading

This manual is also suitable for:

Sh7751r

Table of Contents