Texas Instruments TMS320C6A816 Series Technical Reference Manual page 1957

C6-integra dsp+arm processors
Table of Contents

Advertisement

www.ti.com
Table 20-177. Control Status Register for Host Transmit Endpoint (USBn_HOST_TXCSR) Field
Bits
Field Name
1
FIFONOTEMPTY
0
TXPKTRDY
20.9.6.2.6 Maximum Packet Size for Peripheral/Host Receive Endpoint Register (USBn_RXMAXP)
The maximum packet size for peripheral/host receive endpoint register (USBn_RXMAXP) defines the
maximum amount of data that can be transferred through the selected Rx endpoint in a single
operation. There is a RxMaxP register for each Rx endpoint (except Endpoint 0). Endpoint 0 resource is
hardened in design and max packet size is set to 64 bytes and no user configuration is required or
does not exist.
The maximum packet size for peripheral/host receive endpoint register is shown in
described in
Table
Figure 20-161. Maximum Packet Size for Peripheral/Host Receive Endpoint Register
15
Reserved
R-0h
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset
Table 20-178. Maximum Packet Size for Peripheral Host Receive Endpoint (USBn_RXMAXP)
Bit
Field
15-11
Reserved
10-0
MAXPAYLOAD
SPRUGX9 – 15 April 2011
Submit Documentation Feedback
Preliminary
Descriptions (continued)
Description
The USB controller sets this bit when there is at least 1 packet in the Tx FIFO.
Set this bit after loading a data packet into the FIFO. It is cleared automatically when a
data packet has been transmitted. An interrupt is generated (if enabled) when the bit is
cleared.
20-178.
(USBn_RXMAXP)
11
10
Field Descriptions
Description
Reserved
Defines the maximum amount of data that can be transferred through the selected Receive
endpoint in a single frame/microframe (high-speed transfers). The value set can be up to 1024
bytes, but is subject to the constraints placed by the USB specification on packet sizes for bulk,
interrupt, and isochronous transfers in full-speed and high-speed operations. The value written
to this register should match the wMaxPacketSize field of the standard endpoint descriptor for
the associated endpoint. A mismatch could cause unexpected results.
© 2011, Texas Instruments Incorporated
Figure 20-161
MAXPAYLOAD
RW-0-400h
Universal Serial Bus (USB)
Registers
and
0
1957

Advertisement

Table of Contents
loading

Table of Contents