Interrupt Enable Register For Intrusb (Usbn_Intrusbe); Frame Number Register (Usbn_Frame) - Texas Instruments TMS320C6A816 Series Technical Reference Manual

C6-integra dsp+arm processors
Table of Contents

Advertisement

www.ti.com

20.9.6.1.8 Interrupt Enable Register for INTRUSB (USBn_INTRUSBE)

The interrupt enable register for INTRUSB (USBn_INTRUSBE) is an 8-bit register that provides
interrupt enable bits for each of the interrupts in USBn_INTRUSB. This register is shown in
Figure 20-152
and described in
Figure 20-152. Interrupt Enable Register for INTRUSB (USBn_INTRUSBE)
7
6
VBUSERR
SESSREQ
R-1h
R-1h
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset
Table 20-168. Interrupt Enable Register for INTRUSB (USBn_INTRUSBE) Field Descriptions
Bits
Field Name
7
VBUSERR
6
SESSREQ
5
DISCON
4
CONN
3
SOF
2
RESET_BABBLE
1
RESUME
0
SUSPEND

20.9.6.1.9 Frame Number Register (USBn_FRAME)

The frame number register (USBn_FRAME) is a 16-bit read-only register that holds the last received
frame number. This register is shown in
15
Reserved
R-0h
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset
Table 20-169. Frame Number Register (USBn_FRAME) Field Descriptions
Bits
Field Name
15-11
Reserved
10-0
FRAMENUMBER
SPRUGX9 – 15 April 2011
Submit Documentation Feedback
Preliminary
Table
20-168.
5
4
DISCON
CONN
R-1h
R-1h
Description
Vbus error interrupt enable
Session request interrupt enable
Disconnect interrupt enable
Connect interrupt enable
Start of frame interrupt enable
Reset interrupt enable
Resume interrupt enable
Suspend interrupt enable
Figure 20-153
Figure 20-153. Frame Number Register (USBn_FRAME)
11
10
Description
Reserved
Last received frame number
© 2011, Texas Instruments Incorporated
3
2
SOF
RESET_BABBLE
R-1h
R-1h
and described in
Table
20-169.
FRAMENUMBER
R-7FFh
Universal Serial Bus (USB)
Registers
1
0
RESUME
SUSPEND
R-1h
R-1h
0
1949

Advertisement

Table of Contents
loading

Table of Contents