Global Initialization Of Surrounding Modules; Watchdog Timer Module Global Initialization; Watchdog Timer Basic Configuration - Texas Instruments TMS320C6A816 Series Technical Reference Manual

C6-integra dsp+arm processors
Table of Contents

Advertisement

www.ti.com
18.3 Low-Level Programming Model
This section covers the low-level hardware programming sequences for configuration and use of the
module.
18.3.1 Global Initialization
18.3.1.1 Surrounding Modules Global Initialization
This section identifies the requirements for initializing the surrounding modules when the watchdog
timer is to be used for the first time after a device reset. This initialization of surrounding modules is
based on the integration and environment of the watchdog timer (see
Surrounding Modules
PRCM
Control module
MPU INTC
18.3.1.2 Main Sequence – Watchdog Timer Module Global Initialization
Table 18-7
lists the steps for initializing the watchdog timer module when the module is to be used for
the first time.
Step
Execute software reset.
Wait until reset release?
Enable delay interrupt.
Enable overflow interrupt.
18.3.2 Operational Mode Configuration
18.3.2.1 Main Sequence – Watchdog Timer Basic Configuration
Table 18-8
lists the steps for the basic configuration of the watchdog timer.
Step
Disable the watchdog timer.
Set prescaler value.
Enable prescaler.
Load delay configuration value.
Load timer counter value.
Enable the watchdog timer.
SPRUGX9 – 15 April 2011
Submit Documentation Feedback
Preliminary
Table 18-6. Global Initialization of Surrounding Modules
Comments
The module interface and functional clocks must be enabled.
Module-specific pad multiplexing must be set in the control module.
The MPU INTC configuration must be performed to enable the interrupts from the watchdog
timer.
Table 18-7. Watchdog Timer Module Global Initialization
Register/Bit Field/Programming Model
WDT_WDSC[1] SOFTRESET
WDT_WDSC[1] SOFTRESET
WDT_WIRQENSET[1] ENABLE_DLY
WDT_WIRQENSET[0] ENABLE_OVF
Table 18-8. Watchdog Timer Basic Configuration
Register/Bit Field/Programming Model
See
Section
18.3.2.2.
WDT_WCLR[4:2] PTV
WDT_WCLR[5] PRE
WDT_WDLY
WDT_WCRR
See
Section
18.3.2.3.
© 2011, Texas Instruments Incorporated
Low-Level Programming Model
Table
18-6).
Value
Value
Watchdog Timer
1
0
1
1
xxx
1
xxx
xxx
1667

Advertisement

Table of Contents
loading

Table of Contents