IBM PowerPC 604 User Manual page 156

Risc
Table of Contents

Advertisement

Table 3-6. Cache Actions (Continued)
Cache
MESI
Action
Bus
Bus
TT0-4
Rsv'n
Snoop
Action
WIM
State
Operation
WIM
Response
001
E
dcbz
(None)
(n/a)
(n/a)
(nla)
(nla)
Write zeros to all bytes in the
Cache block
mark cache block M
001
M
dcbz
(None)
(n/a)
(n/a)
(nla)
(n/a)
Write zeros to all bytes in the
cache block
010
ME
dcbz
(n/a)
(n/a)
(n/a)
(nla)
(n/a)
A dcbz to a page marked cache
011
SI
inhbited or write-through causes
110
an alignment exception;
111
therefore this transaction does
100
not
occur on the bus
101
000
ESI
dcbst
Clean
000
00000
(nla)
(None) or
No-op
~
000
ESI
dcbst
Clean
000
00000
(nla)
JJITFIVor
Release the bus
JJITFIV&~
retry the operation
000
M
dcbst
Write with
100
00110
(nla)
(None) or
Write the block to main memory
kill
~
mark cache block E
000
M
dcbst
Write with
100
00110
(nla)
JJITFIVor
Release the bus
kill
JJITFIV&~
retry the operation
001
ESI
deb st
Clean
001
00000
(nla)
(None) or
No-op
~
001
ESI
deb st
Clean
001
00000
(nla)
ARTRY or
Release the bus
JJITFIV&~
retry the operation
001
M
dcbst
Write with
100
00110
(nla)
(None) or
Write all bytes in the cache block
kill
~
to main memory
mark cache block E
001
M
dcbst
Write with
100
00110
(nla)
ARTRVor
Release the bus
kill
ARTRV&~
retry the operation
011
ESI
dcbst
Clean
W1M
00000
(nla)
(None) or
No-op
010
~
110
111
011
I
dcbst
Clean
W1M
00000
(nla)
ARTRVor
Release the bus
010
ARTRV&~
retry the operation
110
111
011
M
dcbst
Write with
100
00110
(nla)
(None) or
Write all bytes in the cache block
010
kill
~
to main memory
110
Mark cache block E
111
011
M
deb st
Write with
100
00110
(nla)
ARTRVor
Release the bus
010
kill
ARTRV&~
retry the operation
110
111
Chapter 3. Cache and Bus Interface Unit Operation
3-33

Advertisement

Table of Contents
loading

Table of Contents