Host-Mode Registers - STMicroelectronics STM32F405 Reference Manual

RM0090
34.16.3

Host-mode registers

Bit values in the register descriptions are expressed in binary unless otherwise specified.
Host-mode registers affect the operation of the core in the host mode. Host mode registers
must not be accessed in device mode, as the results are undefined. Host mode registers
can be categorized as follows:
OTG_FS Host configuration register (OTG_FS_HCFG)
Address offset: 0x400
Reset value: 0x0000 0000
This register configures the core after power-on. Do not make changes to this register after
initializing the host.
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10
Bits 31:3 Reserved, must be kept at reset value.
Bit 2 FSLSS: FS- and LS-only support
Bits 1:0 FSLSPCS: FS/LS PHY clock select
Note: The FSLSPCS must be set on a connection event according to the speed of the
OTG_FS Host frame interval register (OTG_FS_HFIR)
Address offset: 0x404
Reset value: 0x0000 EA60
This register stores the frame interval information for the current speed to which the
OTG_FS controller has enumerated.
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10
The application uses this bit to control the core's enumeration speed. Using this bit, the
application can make the core enumerate as an FS host, even if the connected device
supports HS traffic. Do not make changes to this field after initial programming.
1: FS/LS-only, even if the connected device can support HS (read-only)
When the core is in FS host mode
01: PHY clock is running at 48 MHz
Others: Reserved
When the core is in LS host mode
00: Reserved
01: Select 48 MHz PHY clock frequency
10: Select 6 MHz PHY clock frequency
11: Reserved
connected device (after changing this bit, a software reset must be performed).
Reserved
DocID018909 Rev 11
USB on-the-go full-speed (OTG_FS)
9
9
rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw
8 7 6 5 4 3 2
r
8 7 6 5 4 3 2
FRIVL
1283/1731
1 0
rw rw
1 0
1368