STMicroelectronics STM32F405 Reference Manual page 1499

Advanced arm-based 32-bit mcus
Table of Contents

Advertisement

RM0090
c)
d)
e)
Interrupt IN transactions in DMA mode
The sequence of operations (channelx) is as follows:
a)
b)
c)
d)
e)
Isochronous OUT transactions in DMA mode
a)
b)
c)
d)
e)
Isochronous IN transactions in DMA mode
The sequence of operations ((channel x) is as follows:
a)
b)
transfers, the HS_OTG host continues fetching the next packet (up to the value
specified in the MC field) before switching to the next channel.
The OTG_HS host attempts to send the OUT token at the beginning of the next
odd frame/micro-frame.
After successfully transmitting the packet, the OTG_HS host generates a CHH
interrupt.
In response to the CHH interrupt, reinitialize the channel for the next transfer.
Initialize and enable channel x as explained in
The OTG_HS host writes an IN request to the request queue as soon as the
channel x gets the grant from the arbiter (round-robin with fairness). In high-
bandwidth transfers, the OTG_HS host writes consecutive writes up to MC times.
The OTG_HS host attempts to send an IN token at the beginning of the next (odd)
frame/micro-frame.
As soon the packet is received and written to the receive FIFO, the OTG_HS host
generates a CHH interrupt.
In response to the CHH interrupt, reinitialize the channel for the next transfer.
Initialize and enable channel x as explained in
The OTG_HS host starts fetching the first packet as soon as the channel is
enabled, and writes the OUT request along with the last DWORD fetch. In high-
bandwidth transfers, the OTG_HS host continues fetching the next packet (up to
the value specified in the MC field) before switching to the next channel.
The OTG_HS host attempts to send an OUT token at the beginning of the next
(odd) frame/micro-frame.
After successfully transmitting the packet, the HS_OTG host generates a CHH
interrupt.
In response to the CHH interrupt, reinitialize the channel for the next transfer.
Initialize and enable channel x as explained in
The OTG_HS host writes an IN request to the request queue as soon as the
channel x gets the grant from the arbiter (round-robin with fairness). In high-
DocID018909 Rev 11
USB on-the-go high-speed (OTG_HS)
Section : Channel
Section : Channel
Section : Channel
initialization.
initialization.
initialization.
1499/1731
1529

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the STM32F405 and is the answer not in the manual?

Table of Contents

Save PDF