Serial peripheral interface (SPI)
28.5.10
SPI register map
The table provides shows the SPI register map and reset values.
Offset
Register
SPI_CR1
0x00
Reset value
SPI_CR2
0x04
Reset value
SPI_SR
0x08
Reset value
SPI_DR
0x0C
Reset value
SPI_CRCPR
0x10
Reset value
SPI_RXCRCR
0x14
Reset value
SPI_TXCRCR
0x18
Reset value
SPI_I2SCFGR
0x1C
Reset value
SPI_I2SPR
0x20
Reset value
Refer to Section: Memory map for the register boundary addresses.
918/1731
Table 128. SPI register map and reset values
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
DocID018909 Rev 11
0
0
0
0
0
0
0
0
0
0
0
0
DR[15:0]
0
0
0
0
0
0
0
0
0
CRCPOLY[15:0]
0
0
0
0
0
0
0
0
0
RxCRC[15:0]
0
0
0
0
0
0
0
0
0
TxCRC[15:0]
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
RM0090
BR [2:0]
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
0
0
0
0
0
0
0
0
0
0
0
0
1
1
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
I2SDIV
0
0
0
0
0
1
0
Need help?
Do you have a question about the STM32F405 and is the answer not in the manual?