Table 249. Nor/Psram Bank Selection; Figure 455. Fmc Memory Banks; Nor/Psram Address Mapping - STMicroelectronics STM32F405 Reference Manual

Advanced arm-based 32-bit mcus
Table of Contents

Advertisement

Flexible memory controller (FMC)
37.4.1

NOR/PSRAM address mapping

HADDR[27:26] bits are used to select one of the four memory banks as shown in
1. HADDR are internal AHB address lines that are translated to external memory.
1594/1731

Figure 455. FMC memory banks

Table 249. NOR/PSRAM bank selection

(1)
HADDR[27:26]
00
01
10
11
DocID018909 Rev 11
Selected bank
Bank 1 - NOR/PSRAM 1
Bank 1 - NOR/PSRAM 2
Bank 1 - NOR/PSRAM 3
Bank 1 - NOR/PSRAM 4
RM0090
Table
249.

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the STM32F405 and is the answer not in the manual?

Subscribe to Our Youtube Channel

Table of Contents

Save PDF