Figure 439. Mode2 Write Accesses; Figure 440. Mode B Write Accesses - STMicroelectronics STM32F405 Reference Manual

Advanced arm-based 32-bit mcus
Table of Contents

Advertisement

Flexible static memory controller (FSMC)
The differences with mode1 are the toggling of NWE and the independent read and write
timings when extended mode is set (Mode B).
1546/1731

Figure 439. Mode2 write accesses

A[25:0]
NADV
NEx
NOE
NWE
D[15:0]

Figure 440. Mode B write accesses

A[25:0]
NADV
NEx
NOE
NWE
D[15:0]
HCLK cycles
DocID018909 Rev 11
Memory transaction
ADDSET
HCLK cycles
Memory transaction
data driven by FSMC
ADDSET
1HCLK
data driven by FSMC
(DATAST + 1)
HCLK cycles
1HCLK
(DATAST + 1)
HCLK cycles
RM0090
ai15562
ai15563

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the STM32F405 and is the answer not in the manual?

Subscribe to Our Youtube Channel

Table of Contents

Save PDF