Universal synchronous asynchronous receiver transmitter (USART)
30.6.8
USART register map
The table below gives the USART register map and reset values.
Offset
Register
USART_SR
0x00
Reset value
USART_DR
0x04
Reset value
USART_BRR
0x08
Reset value
USART_CR1
0x0C
Reset value
USART_CR2
0x10
Reset value
USART_CR3
0x14
Reset value
USART_GTPR
0x18
Reset value
Refer to Section: Memory map for the register boundary addresses.
1010/1731
Table 148. USART register map and reset values
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
DocID018909 Rev 11
0
0
0
DIV_Mantissa[15:4]
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
STOP
[1:0]
0
0
0
0
0
0
0
0
0
0
0
GT[7:0]
0
0
0
0
0
0
0
0
RM0090
1
1
0
0
0
0
0
0
DR[8:0]
0
0
0
0
0
0
0
0
DIV_Fraction
[3:0]
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
ADD[3:0]
0
0
0
0
0
0
0
0
0
0
0
0
0
0
PSC[7:0]
0
0
0
0
0
0
0
0
Need help?
Do you have a question about the STM32F405 and is the answer not in the manual?
Questions and answers