Motorola DSP56305 User Manual page 80

24-bit digital signal processor
Table of Contents

Advertisement

Signal/Connection Descriptions
Host Interface (HI32)
Signal Name
Type
HLOCK
Input/
Output
HBS
Input
PB23
Input or
Output
HPAR
Input/
Output
HDAK
Input
2-22
Table 2-10 Host Interface (Continued)
State
During
Reset
Tri-stated
Host Lock—When the HI32 is programmed to
interface a PCI bus and the HI function is selected,
this is the Host Lock signal.
Host Bus Strobe—When HI32 is programmed to
interface a universal non-PCI bus and the HI
function is selected, this signal is Host Bus Strobe
Schmitt-trigger input.
Port B 23—When the HI32 is configured as GPIO
through the DCTR, this signal is individually
programmed as an input or output through the
HI32 DIRH.
This input is 5 V tolerant.
Tri-stated
Host Parity—When the HI32 is programmed to
interface a PCI bus and the HI function is selected,
this is the Host Parity signal.
Host DMA Acknowledge—When HI32 is
programmed to interface a universal non-PCI bus
and the HI function is selected, this signal is Host
DMA Acknowledge Schmitt-trigger input.
Port B—When the HI32 is configured as GPIO
through the DCTR, this signal is internally
disconnected.
This input is 5 V tolerant.
DSP56305 User's Manual
Signal Description
MOTOROLA

Advertisement

Table of Contents
loading

Table of Contents