Motorola DSP56305 User Manual page 573

24-bit digital signal processor
Table of Contents

Advertisement

M_BE
EQU
$f00000
;
DSP Status Register Bit Flags
M_HCP
EQU
0
M_STRQ
EQU
1
M_SRRQ
EQU
2
M_HF02
EQU
$38
M_HF0
EQU
3
M_HF1
EQU
4
M_HF2
EQU
5
;
DSP PCI Status Register Bit Flags
M_MWS
EQU
0
M_MTRQ
EQU
1
M_MRRQ
EQU
2
M_MARQ
EQU
4
M_APER
EQU
5
M_DPER
EQU
6
M_MAB
EQU
7
M_TAB
EQU
8
M_TDIS
EQU
9
M_TRTY
EQU
10
M_TO
EQU
11
M_RDC
EQU
$3F0000
M_RDC0
EQU
16
M_RDC1
EQU
17
M_RDC2
EQU
18
M_RDC3
EQU
19
M_RDC4
EQU
20
M_RDC5
EQU
21
M_HACT
EQU
23
;----------------------------------------------------------------------
;
;
EQUATES for Serial Communications Interface (SCI)
;
;----------------------------------------------------------------------
;
Register Addresses
M_STXH
EQU
$FFFF97
M_STXM
EQU
$FFFF96
M_STXL
EQU
$FFFF95
M_SRXH
EQU
$FFFF9A
M_SRXM
EQU
$FFFF99
M_SRXL
EQU
$FFFF98
M_STXA
EQU
$FFFF94
M_SCR
EQU
$FFFF9C
MOTOROLA
; PCI Byte Enables
; Host Command pending
; Slave Transmit Data Request
; Slave Receive Data Request
; Host Flag 0-2 Mask
; Host Flag 0
; Host Flag 1
; Host Flag 2
; PCI Master Wait States
; PCI Master Transmit Data Request
; PCI Master Receive Data Request
; PCI Master Address Request
; PCI Address Parity Error
; PCI Data Parity Error
; PCI Master Abort
; PCI Target Abort
; PCI Target Disconnect
; PCI Target Retry
; PCI Time Out Termination
; Remaining Data Count Mask (RDC5-RDC0)
; Remaining Data Count
; Remaining Data Count
; Remaining Data Count
; Remaining Data Count
; Remaining Data Count
; Remaining Data Count
; Hi32 Active
; SCI Transmit Data Register (high)
; SCI Transmit Data Register (middle)
; SCI Transmit Data Register (low)
; SCI Receive Data Register (high)
; SCI Receive Data Register (middle)
; SCI Receive Data Register (low)
; SCI Transmit Address Register
; SCI Control Register
DSP56305 User's Manual
Equates
0
1
2
3
4
5
B-5

Advertisement

Table of Contents
loading

Table of Contents