Intel 6 SERIES CHIPSET - DATASHEET 01-2011 Datasheet page 895

Intel® Management Engine Interface (MEI) Subsystem Registers (D22:F0)
23.5.1 VID—Vendor Identification Register (IDER—D22:F2)
Address Offset: 00–01h
Default Value:
Bit
15:0
23.5.2 DID—Device Identification Register (IDER—D22:F2)
Address Offset: 02–03h
Default Value:
Bit
31:16
23.5.3 PCICMD— PCI Command Register (IDER—D22:F2)
Address Offset: 04–05h
Default Value:
Bit
15:11
10
9:3
2
1
0
Datasheet
8086h
Vendor ID (VID) — RO. This is a 16-bit value assigned by Intel.
See bit description
Device ID (DID) — RO. This is a 16-bit value assigned to the PCH IDER controller.
®
See the Intel 6 Series Chipset Specification Update for the value of the DID
Register.
0000h
Reserved
Interrupt Disable (ID)—R/W. This disables pin-based INTx# interrupts. This bit
has no effect on MSI operation. When set, internal INTx# messages will not be
generated. When cleared, internal INTx# messages are generated if there is an
interrupt and MSI is not enabled.
Reserved
Bus Master Enable (BME)—RO. This bit controls the PT function's ability to act as a
master for data transfers. This bit does not impact the generation of completions for
split transaction commands.
Memory Space Enable (MSE)—RO. PT function does not contain target memory
space.
I/O Space enable (IOSE)—RO. This bit controls access to the PT function's target
I/O space.
Attribute: RO
Size: 16 bits
Description
Attribute: RO
Size: 16 bits
Description
Attribute: RO, R/W
Size: 16 bits
Description
895