Intel 82571EB EEPROM Information Manual
  1. Manuals
  2. Brands
  3. Intel Manuals
  4. Controller
  5. 82571EB EEPROM
  6. Information manual

Intel 82571EB EEPROM Information Manual

Hide thumbs
Table of Contents

Advertisement

Quick Links

Download this manual
82571EB/82572EI EEPROM
Information Guide
316937-004
Revision 2.3

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the 82571EB EEPROM and is the answer not in the manual?

Questions and answers

Subscribe to Our Youtube Channel

Related Manuals for Intel 82571EB EEPROM

Summary of Contents for Intel 82571EB EEPROM

  • Page 1 82571EB/82572EI EEPROM Information Guide 316937-004 Revision 2.3...
  • Page 2 INTELLECTUAL PROPERTY RIGHT. Intel products are not intended for use in medical, life saving, life sustaining, critical control or safety systems, or in nuclear facility applications. Intel may make changes to specifications and product descriptions at any time, without notice.
  • Page 3 Initial public release. Mar 2006 Added new description for Word 13h. Updated bit assignments for Words 0Ah, 0Fh, 1Ah, 1Bh, 1Eh, 18h, 19h, and 21h. Mar 2006 Final release (Intel Confidential) Nov 2005 Initial release (Intel Confidential). 0.25 July 2004...
  • Page 4 82571EB/82572EI EEPROM Information Guide Note: This page is intentionally left blank.

  • Page 5: Table Of Contents

    82571EB/82572EI EEPROM Information Guide Contents Introduction......................... 1 Reference Documents ....................1 EEPROM Device......................2 Software Accesses....................... 2 Signature Fields and CRC Fields................. 3 Protected EEPROM Space ..................3 1.5.1 Initial EEPROM Programming ................3 1.5.2 Activating the Protection Mechanism..............4 1.5.3 Non Permitted Accessing to Protected areas in the EEPROM......
  • Page 6 82571EB/82572EI EEPROM Information Guide 1.7.36 KCS Device Class Code Low (Word 10Eh/4Eh) ..........25 1.7.37 KCS Device Class Code High (Word 10Fh/4Fh) ..........25 Vital Product Data Pointer (Word 2Fh)............... 25 iSCSI Boot Configuration Start Address (Word 3Dh)..........26 1.10 Checksum Word Calculation (Word 3Fh)..............

  • Page 7: Introduction

    EEPROM that has conflicting features. If a dev_starter image does not contain all the appropriate features that a specific design requires, please contact your Intel representative instead of modifying individual word or bit assignments to avoid conflicts.

  • Page 8: Eeprom Device

    82571EB/82572EI EEPROM Information Guide EEPROM Device The EEPROM interface supports Serial Peripheral Interface (SPI) mode 0 and expects the EEPROM to be capable of 2 MHz operation. The 82571EB/82572EI is compatible with many sizes of 4-wire serial EEPROM devices. If flexibility mode functionality is desired (ASF, PT, SPT, or full BMC), up to a 256 Kb serial SPI can be used.

  • Page 9: Signature Fields And Crc Fields

    The 82571EB/82572EI provides a mechanism for a hidden area in the EEPROM to the host. The hidden area cannot be accessed via the EEPROM registers in the CSR space. It can be accessed only by the Manageability (MNG) subsystem. For more information about the management subsystem, contact your Intel field representative. 1.5.1 Initial EEPROM Programming In most applications, initial EEPROM programming is done directly on the EEPROM pins.

  • Page 10: Activating The Protection Mechanism

    82571EB/82572EI EEPROM Information Guide 1.5.2 Activating the Protection Mechanism Following an 82571EB/82572EI initialization, it reads the EEPROM. It then turns on the protection mechanism if word 12h [15:14] contains a valid signature (equals 01b) and a hidden area with a non-zero size is defined (if required). Once the protection mechanism is turned on, word 12h becomes write-protected and the area that is defined by word 12h becomes hidden (i.e., R/W protected).
  • Page 11 82571EB/82572EI EEPROM Information Guide Table 1. 82571EB/82572EI EEPROM Map (Sheet 2 of 3) Used Image Word Function Value Vendor ID both Initialization Control 2 both Software Defined Pins Control xxxxh LAN 1 Device ID LAN 1 EEPROM Sizing and Protected Fields both Management Enable Bits Management Capabilities...
  • Page 12 82571EB/82572EI EEPROM Information Guide Table 1. 82571EB/82572EI EEPROM Map (Sheet 3 of 3) Used Image Word Function Value PXE Word 0 (Software Use) Configuration PXE Word 1 (Software Use) Configuration PXE Word (Software Use) PXE Version PXE Word (Software Use) EFI Version 35h:34h PXE Word (copies of words 30h and 31h) Reserved...

  • Page 13: Hardware Accessed Words

    (bit 8 of Word 2) for LAN1 Note: A default value of FFFFh means the word is not used for any purpose. Table 3. IA Byte Ordering Convention IA Byte / Value Vendor Example 1 (Intel Original) Variable Variable Variable Example 2 (Intel New) Variable...

  • Page 14: Subsystem Id (Word 0Bh)

    82571EB/82572EI EEPROM Information Guide Table 4. Initialization Control Word 1 (Word 0Ah) Name Description Link Status Enables wake on link status change as part of APM wake capabilities. Change 0b = Disable. Wake 1b = Enable. Enable If set to 1b, wake on Link Status Change does not depend on the LNKC bit Link Status in the Wake Up Filter Control register (WUFC).

  • Page 15: Device Id (Word 0Dh, 11H)

    82571EB/82572EI EEPROM Information Guide 1.7.5 Device ID (Word 0Dh, 11h) If the Load Vendor/Device IDs bit in the Initialization Control Word 1 (0Ah) is set, this word is read in to initialize the Device ID of LAN 0 and LAN 1 functions, respectively. Its default value is 105Eh.

  • Page 16: Software Defined Pins Control (Word 10H/20H)

    82571EB/82572EI EEPROM Information Guide Table 5. Initialization Control Word 2 (Word 0Fh) Name Description Smart Power Down. Enable Speed When set, enables PHY Smart Power Down mode. Image default is 0b. Reserved Reserved. Set to 1b. 1.7.8 Software Defined Pins Control (Word 10h/20h) These words are used to configure the initial settings of the Software Definable Pins.
  • Page 17 82571EB/82572EI EEPROM Information Guide Table 6. Software Defined Pins Control (Word 10h/20h) Name Description SDP0 Pin - Initial Direction. This bit configures the initial hardware value of the SDP0_IODIR bit in the Device Control register (CTRL) following power up. This relates to the SDPDIR[0] SDP0/SDP1 ports, respectively, for LAN0/LAN1.

  • Page 18: Eeprom Sizing And Protected Fields (Word 12H)

    82571EB/82572EI EEPROM Information Guide 1.7.9 EEPROM Sizing and Protected Fields (Word 12h) Note: The software device driver has read but no write access to this word via the EEC and EERD registers. Write access is possible only through an authenticated firmware interface. Table 7.

  • Page 19: Initialization Control 3 (Word 14H/24H, Lower Byte)

    82571EB/82572EI EEPROM Information Guide Note: The Management Enable Byte word 13h must be set to 000b (no manageability) when using the ASF EEPROM image. It is the ASF agent’s responsibility to set this field to 001b for ASF mode. If the additional PCI functions (SMS, IDE, COM) are enabled in the EEPROM, the firmware is notified of their relevant functionality.

  • Page 20: Initialization Control 3 (Word 14H/24H Upper Byte)

    82571EB/82572EI EEPROM Information Guide 1.7.13 Initialization Control 3 (Word 14h/24h Upper Byte) This word controls general initialization values. Note: If applicable, word 14h is used for LAN1 (Port 1/Port B). Word 24 is used for LAN0 (Port 0/Port Table 9. Initialization Control 3 (Word 14h/24h Upper Byte) Name Description...

  • Page 21: Firmware Start Address; Including Phy Initialization Area (Word 17H)

    82571EB/82572EI EEPROM Information Guide Table 10 lists the different combinations for bits 13 and 11 of word 14h, 24h. Table 10. Bits 13 and 11 Combinations of Word 14h, 24h Functionality Bit 13 (Flash Disable) Bit 11 (Boot Disable) (Active Window) Flash and Expansion ROM BARs are active.

  • Page 22: Pcie* Init Configuration Word 2 (Word 19H)

    82571EB/82572EI EEPROM Information Guide 1.7.16 PCIe* Init Configuration Word 2 (Word 19h) This word is used to set defaults for some internal registers. Table 13. PCIe* Init Configuration Word 2 (Word 19h) Name Description 15:14 Reserved Reserved. Set to 00b. 13:12 Reserved Reserved.

  • Page 23: Pcie* Control (Word 1Bh)

    82571EB/82572EI EEPROM Information Guide 1.7.18 PCIe* Control (Word 1Bh) This word is used to configure the initial settings for the PCIe* default functionality. Table 15. PCIe* Control Name Description Reserved Reserved. Set to 1b. 14:11 Reserved Reserved. Set to 0000b. Reserved Reserved.
  • Page 24 82571EB/82572EI EEPROM Information Guide Table 16. LED 1-3 Configuration Defaults (Word 1Ch) Name Description Reserved Reserved. Set to 0b. Initial value of the LED1_MODE field specifying what event/state/pattern LED1 Mode is displayed on the LED1 (ACTIVITY) output. A value of 0011b (3h) indicates the ACTIVITY state.

  • Page 25: Device Rev Id (Word 1Eh)

    82571EB/82572EI EEPROM Information Guide 1.7.20 Device Rev ID (Word 1Eh) Table 18. Device Rev ID (Word 1Eh) Name Description When set, enables the 82571EB/82572EI to enter power down. Device Power- 0b = Disable. Down Disable 1b = Enable. Reserved Reserved. Set to 1b. 0b = Timeout determined by clock or by data low.

  • Page 26: Functions Control (Word 21H)

    82571EB/82572EI EEPROM Information Guide Table 19. LED 0-2 Configuration Defaults (Word 1Fh) (Sheet 2 of 2) Name Description Global Blink Mode. LED0 Blink 0b = Blink at 200 ms on and 200 ms off. Mode 1b = Blink at 83 ms on with no defined off time. Reserved Reserved.

  • Page 27: Lan Power Consumption (Word 22H)

    82571EB/82572EI EEPROM Information Guide Table 20. Functions Control (Word 21h) Name Description Default setup of the IPMI/KCS Interrupt Pin. The value is loaded to the Interrupt Pin register in the PCI configuration space. Default value in INT IPMI/KCS 00b = INT A. INT Sel 01b = INT B.

  • Page 28: Management Hardware Configuration Control (Word 23H)

    82571EB/82572EI EEPROM Information Guide 1.7.24 Management Hardware Configuration Control (Word 23h) This word contains bits that direct special firmware behavior when configuring the PHY/PCIe*/ SerDes. 1.7.25 PXE Code (Words 30h:35h) Words 30h through 35h have been reserved for configuration and version values to be used by PXE code.

  • Page 29: Manageability D3 Power Consumption (Word 101H/41Hh)

    82571EB/82572EI EEPROM Information Guide 1.7.28 Manageability D3 Power Consumption (Word 101h/41hh) This word is used to set the defaults for some internal registers. Table 23. Manageability D3 Power Consumption (Word 101h/41h) Name Description Reserved Reserved. Set to 0b. Power Consumption value that is reflected in the Data Register of the 14:10 IDED3PWR IDE function in the Power Management registers at D3 power state.

  • Page 30: Ide Subsystem Id (Word 105H/45H)

    82571EB/82572EI EEPROM Information Guide 1.7.32 IDE Subsystem ID (Word 105h/45h) Table 27. IDE Subsystem ID (Word 105h/45h) Name Description 15:0 IDESubID IDE Subvendor ID. 1.7.33 Serial Port Subsystem ID (Word 106h/46h) Table 28. Serial Port Subsystem ID (Word 106h/46h) Name Description 15:0 SerialSubID...

  • Page 31: Kcs Device Class Code Low (Word 10Eh/4Eh)

    82571EB/82572EI EEPROM Information Guide 1.7.36 KCS Device Class Code Low (Word 10Eh/4Eh) This word specifies the device class code of the KCS function. It can be either IPMI/KCS or ASF/ KCS. Note: The lower word is used for LAN0 and the higher word for LAN1. Table 31.

  • Page 32: Iscsi Boot Configuration Start Address (Word 3Dh)

    82571EB/82572EI EEPROM Information Guide iSCSI Boot Configuration Start Address (Word 3Dh) Table 33. iSCSI Boot Configuration Start Address (Word 3Dh) Name Description Defines the word address in the EEPROM space of the iSCSI Boot 15:0 Address Configuration where the module structure starts. Table 34.
  • Page 33 82571EB/82572EI EEPROM Information Guide Table 34. iSCSI Module Structure Configuration Item Max Size in Bytes Comments DHCP flag not set  This field should contain the configured IP address. Initiator IP DHCP flag set  If DHCP bit is set, this field is ignored.

  • Page 34: Checksum Word Calculation (Word 3Fh)

    82571EB/82572EI EEPROM Information Guide Variable length fields are used to limit the total amount of EEPROM that is used for iSCSI boot information. Each field is preceded by a single byte that indicates how much space is available for that field. For example; if the Initiator Name field is being limited to 128 bytes, then it is preceded with a single byte with the value 128.

  • Page 35: Software Owned Eeprom Words Description

    82571EB/82572EI EEPROM Information Guide 1.11 ASF Controller Words When the 82571EB/82572EI is in ASF mode, its ASF function reads the ASF section from the EEPROM. For the 82571EB/82572EI, this section is in words 40h through F7h. These words are read after power up (LAN_PWR_GOOD assertion), ASF Soft Reset (ASF FRC_RST), or software commanded ASF EEPROM read (ASF FRC_EELD).

  • Page 36: Oem Led Configuration Word (Word 04H)

    82571EB/82572EI EEPROM Information Guide 1.12 Software Owned EEPROM Words Description This section describes the software owned EEPROM words (words 03h:09h). Table 35 lists the software owned area and the sections that follow detail the specific words. 1.12.1 EEPROM Map for Words 03h:09h Table 35.
  • Page 37 1.12.6 PBA Number (Words 08h, 09h) The nine-digit Printed Board Assembly (PBA) number used for Intel manufactured adapter cards are stored in a four-byte field. The dash itself is not stored, neither is the first digit of the 3-digit suffix, as it will always be 0b for the affected products. Note that through the course of hardware ECOs, the suffix field (byte 4) is incremented.
  • Page 38 82571EB/82572EI EEPROM Information Guide Table 39. PBA Number (Words 08h, 09h) Product PWA Number Byte 1 Byte 2 Byte 3 Byte 4 Example 123456-003 Note: A default value of FFFFh means the word is not used for any purpose.

This manual is also suitable for:

82572ei eeprom

Table of Contents