Usb Ehci Host Controllers (D29:F0 And D26:F0); Ehc Initialization; Data Structures In Main Memory; Bios Initialization - Intel 6 SERIES CHIPSET - DATASHEET 01-2011 Datasheet

5.18

USB EHCI Host Controllers (D29:F0 and D26:F0)

The PCH contains two Enhanced Host Controller Interface (EHCI) host controllers which
support up to fourteen USB 2.0 high-speed root ports. USB 2.0 allows data transfers up
to 480 Mb/s. USB 2.0 based Debug Port is also implemented in the PCH.
5.18.1

EHC Initialization

The following descriptions step through the expected PCH Enhanced Host Controller
(EHC) initialization sequence in chronological order, beginning with a complete power
cycle in which the suspend well and core well have been off.
5.18.1.1

BIOS Initialization

BIOS performs a number of platform customization steps after the core well has
powered up. Contact your Intel Field Representative for additional PCH BIOS
information.
5.18.1.2

Driver Initialization

See Chapter 4 of the Enhanced Host Controller Interface Specification for Universal
Serial Bus, Revision 1.0.
5.18.1.3

EHC Resets

In addition to the standard PCH hardware resets, portions of the EHC are reset by the
HCRESET bit and the transition from the D3
D0 state. The effects of each of these resets are:
Reset
Memory space registers
except Structural
HCRESET bit set.
Parameters (which is
written by BIOS).
Software writes
Core well registers
the Device Power
(except BIOS-
State from D3
HOT
programmed registers).
(11b) to D0 (00b).
If the detailed register descriptions give exceptions to these rules, those exceptions
override these rules. This summary is provided to help explain the reasons for the reset
policies.
5.18.2

Data Structures in Main Memory

See Section 3 and Appendix B of the Enhanced Host Controller Interface Specification
for Universal Serial Bus, Revision 1.0 for details.
204
Does Reset Does not Reset
Configuration
registers.
Suspend well
registers; BIOS-
programmed core
well registers.
device power management state to the
HOT
Comments
The HCRESET must only affect registers that
the EHCI driver controls. PCI Configuration
space and BIOS-programmed parameters
cannot be reset.
The D3-to-D0 transition must not cause
wake information (suspend well) to be lost.
It also must not clear BIOS-programmed
registers because BIOS may not be invoked
following the D3-to-D0 transition.
Functional Description
Datasheet