Intel 6 SERIES CHIPSET - DATASHEET 01-2011 Datasheet page 494

Hide thumbs Also See for 6 SERIES CHIPSET - DATASHEET 01-2011:
Table of Contents

Advertisement

13.5.3
DAT—Data Register
Memory Address FEC
Default Value:
This is a 32-bit register specifying the data to be read or written to the register pointed
to by the Index register. This register can only be accessed in DWord quantities.
Bit
APIC Data — R/W. This is a 32-bit register for the data to be read or written to the
7:0
APIC indirect register
FEC0_0000h).
13.5.4
EOIR—EOI Register
Memory Address FEC
Default Value:
The EOI register is present to provide a mechanism to maintain the level triggered
semantics for level-triggered interrupts issued on the parallel bus.
When a write is issued to this register, the I/O APIC will check the lower 8 bits written
to this register, and compare it with the vector field for each entry in the I/O
Redirection Table. When a match is found, the Remote_IRR bit (Index Offset 10h, bit
14) for that I/O Redirection Entry will be cleared.
Note:
If multiple I/O Redirection entries, for any reason, assign the same vector for more
than one interrupt input, each of those entries will have the Remote_IRR bit reset to 0.
The interrupt, which was prematurely reset, will not be lost because if its input
remained active when the Remote_IRR bit was cleared, the interrupt will be reissued
and serviced at a later time. Note that only bits 7:0 are actually used. Bits 31:8 are
ignored by the PCH.
Note:
To provide for future expansion, the processor should always write a value of 0 to Bits
31:8.
Bit
Reserved. To provide for future expansion, the processor should always write a value of
31:8
0 to Bits 31:8.
Redirection Entry Clear — WO. When a write is issued to this register, the I/O APIC
will check this field, and compare it with the vector field for each entry in the I/O
7:0
Redirection Table. When a match is found, the Remote_IRR bit for that I/O Redirection
Entry will be cleared.
494
0000h
_ _
00000000h
(Figure
13-5) pointed to by the Index register (Memory Address
0000h
_ _
N/A
LPC Interface Bridge Registers (D31:F0)
Attribute:
R/W
Size:
32 bits
Description
Attribute:
R/W
Size:
32 bits
Description
Datasheet

Hide quick links:

Advertisement

Table of Contents
loading

This manual is also suitable for:

6 series

Table of Contents