Generic Host Controller Register Address Map - Intel 6 SERIES CHIPSET - DATASHEET 01-2011 Datasheet

Hide thumbs Also See for 6 SERIES CHIPSET - DATASHEET 01-2011:
Table of Contents

Advertisement

SATA Controller Registers (D31:F2)
14.4.1
AHCI Generic Host Control Registers (D31:F2)
Table 14-4. Generic Host Controller Register Address Map
ABAR +
Offset
00h–03h
04h–07h
08h–0Bh
0Ch–0Fh
10h–13h
14h–17h
18h–1Bh
1Ch–1Fh
20h–23h
70h–73h
A0h–A3h
C8h–C9h
Datasheet
Mnemonic
CAP
Host Capabilities
GHC
Global PCH Control
IS
Interrupt Status
PI
Ports Implemented
VS
AHCI Version
Command Completion Coalescing
CCC_CTL
Control
Command Completion Coalescing
CCC_PORTS
Ports
EM_LOC
Enclosure Management Location
EM_CTRL
Enclosure Management Control
VS
AHCI Version
VSP
Vendor Specific
®
RSTF
Intel
RST Feature Capabilities
Register
Default
Type
FF22FFC2h
(desktop)
R/WO, RO
DE127F03h
(mobile)
00000000h
R/W, RO
00000000h
R/WC
00000000h
R/WO, RO
00010300h
RO
00010121h
R/W, RO
00000000h
R/W
01600002h
RO
R/W, R/WO,
07010000h
RO
00010000h
RO
00000001h
RO, R/WO
003Fh
R/WO
589

Hide quick links:

Advertisement

Table of Contents
loading

This manual is also suitable for:

6 series

Table of Contents