Intel 6 SERIES CHIPSET - DATASHEET 01-2011 Datasheet page 526

Bit
10
(Mobile
Only)
9
8
7
6
5:3
2
1
0
526
BATLOW_EN — R/W. (Mobile Only)
0 = Disable.
1 = Enables the BATLOW# signal to cause an SMI# or SCI (depending on the
SCI_EN bit) when it goes low. This bit does not prevent the BATLOW# signal
from inhibiting the wake event.
In addition to being cleared by RTCRST# assertion, the PCH also clears this bit due
to a Power Button Override event, Intel ME Initiated Power Button Override, Intel
ME Initiated Host Reset with Power down, SMBus unconditional power down,
processor thermal trip event, or due to an internal thermal sensor catastrophic
condition.
PCI_EXP_EN — R/W.
0 = Disable SCI generation upon PCI_EXP_STS bit being set.
1 = Enables PCH to cause an SCI when PCI_EXP_STS bit is set. This is used to allow
the PCI Express* ports, including the link to the processor, to cause an SCI due
to wake/PME events.
RI_EN — R/W. The value of this bit will be maintained through a G3 state and is not
affected by a hard reset caused by a CF9h write.
0 = Disable.
1 = Enables the setting of the RI_STS to generate a wake event.
In addition to being cleared by RTCRST# assertion, the PCH also clears this bit due
to a Power Button Override event, Intel ME Initiated Power Button Override, Intel
ME Initiated Host Reset with Power down, SMBus unconditional power down,
processor thermal trip event, or due to an internal thermal sensor catastrophic
condition.
Reserved
TCOSCI_EN — R/W.
0 = Disable.
1 = Enables the setting of the TCOSCI_STS to generate an SCI.
In addition to being cleared by RSMRST# assertion, the PCH also clears this bit due
to a Power Button Override event, Intel ME Initiated Power Button Override, Intel
ME Initiated Host Reset with Power down, SMBus unconditional power down,
processor thermal trip event, or due to an internal thermal sensor catastrophic
condition.
Reserved
SWGPE_EN— R/W. This bit allows software to control the assertion of SWGPE_STS
bit. This bit This bit, when set to 1, enables the SW GPE function. If SWGPE_CTRL is
written to a 1, hardware will set SWGPE_STS (acts as a level input)
If SWGPE_STS, SWGPE_EN, and SCI_EN are all 1's, an SCI will be generated
If SWGPE_STS = 1, SWGPE_EN = 1, SCI_EN = 0, and GBL_SMI_EN = 1 then an
SMI# will be generated
HOT_PLUG_EN — R/W.
0 = Disables SCI generation upon the HOT_PLUG_STS bit being set.
1 = Enables the PCH to cause an SCI when the HOT_PLUG_STS bit is set. This is
used to allow the PCI Express ports to cause an SCI due to hot-plug events.
Reserved.
LPC Interface Bridge Registers (D31:F0)
Description
Datasheet