Intel 6 SERIES CHIPSET - DATASHEET 01-2011 Datasheet page 306

Hide thumbs Also See for 6 SERIES CHIPSET - DATASHEET 01-2011:
Table of Contents

Advertisement

Table 8-8.
DC Input Characteristics (Sheet 3 of 3)
Symbol
Parameter
Minimum Input Voltage
VIL_XTAL25
Maximum Input Voltage
VIH_XTAL25
VIMIN17-
Minimum Input Voltage -
Gen3i
6.0 Gb/s internal SATA
VIMAX17-
Maximum Input Voltage -
Gen3i
6.0 Gb/s internal SATA
NOTES:
1.
V
= | USBPx[P] – USBPx[N]
DI
2.
Includes VDI range
3.
Applies to Low-Speed/Full-Speed USB
4.
PCI Express mVdiff p-p = 2*|PETp[x] – PETn[x]|
5.
SATA Vdiff, RX (VIMAX10/MIN10) is measured at the SATA connector on the receiver side (generally, the
motherboard connector), where SATA mVdiff p-p = 2*|SATA[x]RXP – SATA[x]RXN|.
6.
VccRTC is the voltage applied to the VccRTC well of the PCH. When the system is in a G3 state, this is
generally supplied by the coin cell battery, but for S5 and greater, this is generally VccSus3_3.
7.
CL_Vref = 0.12*(VccSus3_3).
8.
This is an AC Characteristic that represents transient values for these signals.
9.
Applies to High-Speed USB 2.0.
10.
3.3 V refers to VccSus3_3 for signals in the suspend well, Vcc3_3 for signals in the core well and to
VccDSW3_3 for signals in the DSW well. See
11.
1.05 V refers to VccIO or VccCore for signals in the core well and to VccASW for signals in the ME well. See
Table 3-2
or
Table 3-3
306
Min
-0.15
0.7
240
Table
for signal and power well association.
Max
0.15
1.1
1000
3-2, or
Table 3-3
for signal and power well association.
Electrical Characteristics
Unit
Notes
V
12
V
12
mVdiffp-p
5
mVdiffp-p
5
Datasheet

Hide quick links:

Advertisement

Table of Contents
loading

This manual is also suitable for:

6 series

Table of Contents