Intel 6 SERIES CHIPSET - DATASHEET 01-2011 Datasheet page 436

Hide thumbs Also See for 6 SERIES CHIPSET - DATASHEET 01-2011:
Table of Contents

Advertisement

12.1.4
PCISTS—PCI Status Register
(Gigabit LAN—D25:F0)
Address Offset: 06h
Default Value:
Bit
Detected Parity Error (DPE) — R/WC.
0 = No parity error detected.
15
1 = Set when the Gb LAN controller receives a command or data from the backbone
Signaled System Error (SSE) — R/WC.
14
0 = No system error signaled.
1 = Set when the Gb LAN controller signals a system error to the internal SERR# logic.
Received Master Abort (RMA) — R/WC.
0 = Root port has not received a completion with unsupported request status from the
13
1 = Set when the GbE LAN controller receives a completion with unsupported request
Received Target Abort (RTA) — R/WC.
0 = Root port has not received a completion with completer abort from the backbone.
12
1 = Set when the Gb LAN controller receives a completion with completer abort from
Signaled Target Abort (STA) — R/WC.
0 = No target abort received.
11
1 = Set whenever the Gb LAN controller forwards a target abort received from the
10:9
DEVSEL# Timing Status (DEV_STS) — RO. Hardwired to '0'.
Master Data Parity Error Detected (DPED) — R/WC.
0 = No data parity error received.
8
1 = Set when the Gb LAN Controller receives a completion with a data parity error on
7
Fast Back to Back Capable (FB2BC) — RO. Hardwired to '0'.
6
Reserved
5
66 MHz Capable — RO. Hardwired to 0.
4
Capabilities List — RO. Hardwired to 1. Indicates the presence of a capabilities list.
Interrupt Status — RO. Indicates status of Hot-Plug and power management
interrupts on the root port that result in INTx# message generation.
0 = Interrupt is deasserted.
3
1 = Interrupt is asserted.
This bit is not set if MSI is enabled. If MSI is not enabled, this bit is set regardless of the
state of PCICMD.Interrupt Disable bit (D25:F0:04h:bit 10).
2:0
Reserved
436
07h
0010h
with a parity error. This is set even if PCIMD.PER (D25:F0, bit 6) is not set.
backbone.
status from the backbone.
the backbone.
downstream device onto the backbone.
the backbone and PCIMD.PER (D25:F0, bit 6) is set.
Gigabit LAN Configuration Registers
Attribute:
R/WC, RO
Size:
16 bits
Description
Datasheet

Hide quick links:

Advertisement

Table of Contents
loading

This manual is also suitable for:

6 series

Table of Contents