Intel 6 SERIES CHIPSET - DATASHEET 01-2011 Datasheet page 535

Hide thumbs Also See for 6 SERIES CHIPSET - DATASHEET 01-2011:
Table of Contents

Advertisement

LPC Interface Bridge Registers (D31:F0)
13.9.2
TCO_DAT_IN—TCO Data In Register
I/O Address:
Default Value:
Lockable:
Bit
7:0
13.9.3
TCO_DAT_OUT—TCO Data Out Register
I/O Address:
Default Value:
Lockable:
Bit
7:0
13.9.4
TCO1_STS—TCO1 Status Register
I/O Address:
Default Value:
Lockable:
Bit
15:14
13
12
11
10
9
Datasheet
TCOBASE +02h
00h
No
TCO Data In Value — R/W. This data register field is used for passing commands from
the OS to the SMI handler. Writes to this register will cause an SMI and set the
SW_TCO_SMI bit in the TCO1_STS register (D31:F0:04h).
TCOBASE +03h
00h
No
TCO Data Out Value — R/W. This data register field is used for passing commands
from the SMI handler to the OS. Writes to this register will set the TCO_INT_STS bit in
the TCO1_STS register. It will also cause an interrupt, as selected by the TCO_INT_SEL
bits.
TCOBASE +04h
2000h 'Size:
No
Reserved
TCO_SLVSEL (TCO Slave Select) — RO. This register bit is Read Only by Host and
indicates the value of TCO Slave Select Soft Strap. Refer to the PCH Soft Straps section
of the SPI Chapter for details.
DMISERR_STS — R/WC.
0 = Software clears this bit by writing a 1 to it.
1 = PCH received a DMI special cycle message using DMI indicating that it wants to
cause an SERR#. The software must read the processor to determine the reason
for the SERR#.
Reserved
DMISMI_STS — R/WC.
0 = Software clears this bit by writing a 1 to it.
1 = PCH received a DMI special cycle message using DMI indicating that it wants to
cause an SMI. The software must read the processor to determine the reason for
the SMI.
DMISCI_STS — R/WC.
0 = Software clears this bit by writing a 1 to it.
1 = PCH received a DMI special cycle message using DMI indicating that it wants to
cause an SCI. The software must read the processor to determine the reason for
the SCI.
Attribute:
R/W
Size:
8-bit
Power Well:
Core
Description
Attribute:
R/W
Size:
8-bit
Power Well:
Core
Description
Attribute:
R/WC, RO
16-bit
Power Well:
Core
(Except bit 7, in RTC)
Description
535

Hide quick links:

Advertisement

Table of Contents
loading

This manual is also suitable for:

6 series

Table of Contents