Tco Legacy/Compatible Mode Smbus Configuration; Event Transitions That Cause Messages - Intel 6 SERIES CHIPSET - DATASHEET 01-2011 Datasheet

Hide thumbs Also See for 6 SERIES CHIPSET - DATASHEET 01-2011:
Table of Contents

Advertisement

Figure 5-5.

TCO Legacy/Compatible Mode SMBus Configuration

Intel ME SMBus
Intel ME SMBus
In TCO Legacy/Compatible mode the PCH can function directly with an external LAN
controller or equivalent external LAN controller to report messages to a network
management console without the aid of the system processor. This is crucial in cases
where the processor is malfunctioning or cannot function due to being in a low-power
state.
Table 5-40
management console.
Table 5-40. Event Transitions that Cause Messages
Event
INTRUDER# pin
THRM# pin
Watchdog Timer
Expired
GPIO[11]/
SMBALERT# pin
BATLOW#
CPU_PWR_FLR
NOTE: The GPIO11/SMBALERT# pin will trigger an event message (when enabled by the
GPIO11_ALERT_DISABLE bit) regardless of whether it is configured as a GPI or not.
184
PCH
Intel ME SMBus
X
Controller 3
X
Controller 2
X
Controller 1
Host SMBus
TCO Slave
includes a list of events that will report messages to the network
Assertion?
deassertion?
yes
yes
yes
yes
yes
yes
TCO Legacy/Compatible Mode
SPD
PCI/PCIe*
(Slave)
Device
Legacy Sensors
(Master or Slave
with ALERT)
no
Must be in "S1 or hung S0" state
Must be in "S1 or hung S0" state. Note that
the THRM# pin is isolated when the core
yes
power is off, thus preventing this event in
S3–S5.
no (NA)
"S1 or hung S0" state entered
yes
Must be in "S1 or hung S0" state
yes
Must be in "S1 or hung S0" state
no
"S1 or hung S0" state entered
Functional Description
uCtrl
SMBus
rd
3
Party
NIC
Comments
Datasheet

Hide quick links:

Advertisement

Table of Contents
loading

This manual is also suitable for:

6 series

Table of Contents