Intel 6 SERIES CHIPSET - DATASHEET 01-2011 Datasheet page 798

19.1.61 PECR2 — PCI Express* Configuration Register 2
(PCI Express*—D28:F0/F1/F2/F3/F4/F5/F6/F7)
Address Offset: 320–323h
Default Value:
Bit
31:20 Reserved
21 PECR2 Field 1 — R/W. BIOS must set this bit to 1b.
20:0 Reserved
19.1.62 PEETM — PCI Express* Extended Test Mode Register
(PCI Express*—D28:F0/F1/F2/F3/F4/F5/F6/F7)
Address Offset: 324h–327h
Default Value:
Bit
31:3 Reserved
Scrambler Bypass Mode (BAU) — R/W.
0 = Normal operation. Scrambler and descrambler are used.
1 = Bypasses the data scrambler in the transmit direction and the data de-scrambler in
2
NOTE: This functionality intended for debug/testing only.
NOTE: If bypassing scrambler with the PCH root port 1 in x4 configuration, each PCH
1:0 Reserved
19.1.63 PEC1 — PCI Express* Configuration Register 1
(PCI Express*—D28:F0/F1/F2/F3/F4/F5/F6/F7)
Address Offset: 330
Default Value:
Bit
31:8 Reserved
7:0 PEC1 Field 1 — R/W. BIOS must program this field to 40h.
798
60005007h
See Description
the receive direction.
root port must have this bit set.
14000016h
PCI Express* Configuration Registers
Attribute: R/W
Size: 32 bits
Description
Attribute: RO
Size: 32 bits
Description
Attribute: RO, R/W
Size: 32 bits
Description
§ §
Datasheet