Intel 6 SERIES CHIPSET - DATASHEET 01-2011 Datasheet page 716

Hide thumbs Also See for 6 SERIES CHIPSET - DATASHEET 01-2011:
Table of Contents

Advertisement

17.1.2.13
INTSTS—Interrupt Status Register
®
(Intel
Memory Address:HDBAR + 24h
Default Value:
Bit
Global Interrupt Status (GIS) — RO. This bit is an OR of all the interrupt status bits
31
in this register.
NOTE: This bit is not affected by the D3
Controller Interrupt Status (CIS) — RO. Status of general controller interrupt.
1 = Interrupt condition occurred due to a Response Interrupt, a Response Buffer
30
NOTES:
1.
2.
29:8
Reserved
Stream Interrupt Status (SIS) — RO.
1 = Interrupt condition occurred on the corresponding stream. This bit is an OR of all of
NOTE: These bits are set regardless of the state of the corresponding interrupt enable
The streams are numbered and the SIE bits assigned sequentially, based on their order
in the register set.
7:0
Bit 0 = input stream 1
Bit 1 = input stream 2
Bit 2 = input stream 3
Bit 3 = input stream 4
Bit 4 = output stream 1
Bit 5 = output stream 2
Bit 6 = output stream 3
Bit 7 = output stream 4
17.1.2.14
WALCLK—Wall Clock Counter Register
®
(Intel
Memory Address:HDBAR + 30h
Default Value:
Bit
Wall Clock Counter — RO. A 32-bit counter that is incremented on each link Bit Clock
period and rolls over from FFFF FFFFh to 0000 0000h. This counter will roll over to 0
with a period of approximately 179 seconds.
31:0
This counter is enabled while the Bit Clock bit is set to 1. Software uses this counter to
synchronize between multiple controllers. Will be reset on controller reset.
716
High Definition Audio Controller—D27:F0)
00000000h
Overrun Interrupt, or a SDIN State Change event. The exact cause can be
determined by interrogating other registers. This bit is an OR of all of the stated
interrupt status bits for this register.
This bit is set regardless of the state of the corresponding interrupt enable bit,
but a hardware interrupt will not be generated unless the corresponding enable
bit is set.
This bit is not affected by the D3
the stream's interrupt status bits.
bits.
High Definition Audio Controller—D27:F0)
00000000h
®
Integrated Intel
High Definition Audio Controller Registers
Attribute:
Size:
Description
to D0 transition.
HOT
to D0 transition.
HOT
Attribute:
Size:
Description
RO
32 bits
RO
32 bits
Datasheet

Hide quick links:

Advertisement

Table of Contents
loading

This manual is also suitable for:

6 series

Table of Contents