Figure 375. Operations Required To Transmit 0X3478Ae; Figure 376. Operations Required To Receive 0X3478Ae; Figure 377. Lsb Justified 16-Bit Extended To 32-Bit Packet Frame - ST STM32WL55JC Reference Manual

Advanced arm-based 32-bit mcus with sub-ghz radio solution
Table of Contents

Advertisement

Serial peripheral interface / integrated interchip sound (SPI/I2S)
WS (O)
CK (O),
CKPOL = 0
CK (O),
CKPOL = 1
SD (O)
I2SE
WS (O)
CK (O),
CKPOL = 0
CK (O),
CKPOL = 1
SD (O)
I2SE
WS (O)
CK (O),
CKPOL = 0
CK (O),
CKPOL = 1
SD (O)
I2SE
WS (O)
CK (O),
CKPOL = 0
CK (O),
CKPOL = 1
SD (O)
I2SE
dum: not significant data
In slave mode, the way the frame synchronization is detected, depends on the value of
ASTRTEN bit.
If ASTRTEN = 0, when the audio interface is enabled (I2SE = 1), then the hardware waits for
the appropriate transition on the incoming WS signal, using the CK signal.
1294/1454
Figure 380. Start sequence in master mode
Master I2S Philips Standard
dum
Left sample
Master I2S MSB or LSB justified
Left sample
dum
Master PCM short frame
dum
Sample1
Master PCM long frame
dum
Sample1
RM0453 Rev 2
RM0453
Right sample
Right sample
Sample 2
Sample 2
MSv37520V2

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the STM32WL55JC and is the answer not in the manual?

Subscribe to Our Youtube Channel

This manual is also suitable for:

Stm32wl5 seriesStm32wl54 series

Table of Contents

Save PDF