Table 215. Rtc Register Map And Reset Values - ST STM32WL55JC Reference Manual

Advanced arm-based 32-bit mcus with sub-ghz radio solution
Table of Contents

Advertisement

Tamper and backup registers (TAMP)
33.3
TAMP functional description
33.3.1
TAMP block diagram
tamp_itamp1
...
tamp_itampy
Monotonic
counter
overflow
TAMP_IN1
TAMP_IN2
...
TAMP_INx
tamp_ker_ck
tamp_evt
tamp_erase
tamp_it
tamp_pclk
1. The number of external and internal tampers depends on products.
1034/1454
Figure 274. TAMP block diagram
Internal
tamper
detection
ITAMP1F
ITAMP1
...
ITAMPyF
(1)
ITAMPy
ITAMP8F
ITAMP8
Tamper detection
EDGE detection
LEVEL detection
Tamper detection
EDGE detection
LEVEL detection
...
Tamper detection
EDGE detection
LEVEL detection
IRQ interface
Registers interface
RM0453 Rev 2
tamp_ker_ck clock domain
TAMP1F
TAMP2F
(1)
TAMPxF
...
...
RM0453
tamp_trg1
tamp_trg2
...
...
Backup registers
tamp_pclk clock domain
MSv50968V2

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the STM32WL55JC and is the answer not in the manual?

Questions and answers

This manual is also suitable for:

Stm32wl5 seriesStm32wl54 series

Table of Contents

Save PDF