ST STM32WL55JC Reference Manual page 1184

Advanced arm-based 32-bit mcus with sub-ghz radio solution
Table of Contents

Advertisement

Universal synchronous/asynchronous receiver transmitter (USART/UART)
Bit 5 SCEN: Smartcard mode enable
Note: If the USART does not support Smartcard mode, this bit is reserved and must be kept
Bit 4 NACK: Smartcard NACK enable
Note: If the USART does not support Smartcard mode, this bit is reserved and must be kept
Bit 3 HDSEL: Half-duplex selection
Bit 2 IRLP: IrDA low-power
Note: If IrDA mode is not supported, this bit is reserved and must be kept at reset value.
Bit 1 IREN: IrDA mode enable
Note: If IrDA mode is not supported, this bit is reserved and must be kept at reset value.
Bit 0 EIE: Error interrupt enable
1184/1454
This bit is used for enabling Smartcard mode.
0: Smartcard Mode disabled
1: Smartcard Mode enabled
This bitfield can only be written when the USART is disabled (UE = 0).
at reset value. Refer to
0: NACK transmission in case of parity error is disabled
1: NACK transmission during parity error is enabled
This bitfield can only be written when the USART is disabled (UE = 0).
at reset value. Refer to
Selection of Single-wire Half-duplex mode
0: Half duplex mode is not selected
1: Half duplex mode is selected
This bit can only be written when the USART is disabled (UE = 0).
This bit is used for selecting between normal and low-power IrDA modes
0: Normal mode
1: Low-power mode
This bit can only be written when the USART is disabled (UE = 0).
Refer to
Section 35.4: USART implementation on page
This bit is set and cleared by software.
0: IrDA disabled
1: IrDA enabled
This bit can only be written when the USART is disabled (UE = 0).
Refer to
Section 35.4: USART implementation on page
Error Interrupt Enable Bit is required to enable interrupt generation in case of a framing
error, overrun error noise flag or SPI slave underrun error (FE = 1 or ORE = 1 or NE = 1 or
UDR = 1 in the USART_ISR register).
0: Interrupt inhibited
1: interrupt generated when FE = 1 or ORE = 1 or NE = 1 or UDR = 1 (in SPI slave mode) in
the USART_ISR register.
Section 35.4: USART implementation on page
Section 35.4: USART implementation on page
RM0453 Rev 2
RM0453
1120.
1120.
1120.
1120.

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the STM32WL55JC and is the answer not in the manual?

This manual is also suitable for:

Stm32wl5 seriesStm32wl54 series

Table of Contents

Save PDF