Figure 286. Transfer Sequence Flow For Slave Receiver With Nostretch = 0 - ST STM32WL55JC Reference Manual

Inter-integrated circuit (I2C) interface
SCL high level detected
SCL
SCL released
SCL high level detected
SCLH counter starts
Caution: In order to be I
table below.
1072/1454
Figure 288. Master clock generation
SCL master clock generation
SCLH counter starts
t
SCLH
SYNC2
t
SYNC1
SCL low level detected
SCLL counter starts
SCL driven low
SCL master clock synchronization
SCLH
SCLL
SCL driven low by
another device
SCL low level detected
SCLL counter starts
2
C or SMBus compliant, the master clock must respect the timings given the
SCLL
SCL high level detected
SCLH counter starts
SCLH
SCL low level detected
SCLL counter starts
SCL released
RM0453 Rev 2
SCL high level detected
SCLH counter starts
SCLH
SCLL
SCL driven low by
another device
RM0453
MS19858V1