RM0432
Table 416. Core global control and status registers (CSRs) (continued)
Acronym
OTG_GRXSTSR
OTG_GRXSTSP
OTG_GRXFSIZ
OTG_HNPTXFSIZ/
(1)
OTG_DIEPTXF0
OTG_HNPTXSTS
OTG_GCCFG
OTG_CID
OTG_GLPMCFG
OTG_GPWRDN
OTG_GADPCTL
OTG_HPTXFSIZ
OTG_DIEPTXFx
1. The general rule is to use OTG_HNPTXFSIZ for host mode and OTG_DIEPTXF0 for device mode.
Host-mode CSR map
These registers must be programmed every time the core changes to host mode.
Table 417. Host-mode control and status registers (CSRs)
Acronym
OTG_HCFG
OTG_HFIR
OTG_HFNUM
OTG_HPTXSTS
Address
offset
Section 56.15.8: OTG receive status debug read register (OTG_GRXSTSR)
0x01C
Section 56.15.9: OTG receive status debug read [alternate]
(OTG_GRXSTSR)
Section 56.15.10: OTG status read and pop registers (OTG_GRXSTSP)
0x020
Section 56.15.11: OTG status read and pop registers [alternate]
(OTG_GRXSTSP)
0x024
Section 56.15.12: OTG receive FIFO size register (OTG_GRXFSIZ)
Section 56.15.13: OTG host non-periodic transmit FIFO size register
0x028
(OTG_HNPTXFSIZ)/Endpoint 0 Transmit FIFO size (OTG_DIEPTXF0)
Section 56.15.14: OTG non-periodic transmit FIFO/queue status register
0x02C
(OTG_HNPTXSTS)
0x038
Section 56.15.15: OTG general core configuration register (OTG_GCCFG)
0x03C
Section 56.15.16: OTG core ID register (OTG_CID)
0x54
Section 56.15.17: OTG core LPM configuration register (OTG_GLPMCFG)
0x058
Section 56.15.18: OTG power down register (OTG_GPWRDN)
Section 56.15.19: OTG ADP timer, control and status register
0x060
(OTG_GADPCTL)
Section 56.15.20: OTG host periodic transmit FIFO size register
0x100
(OTG_HPTXFSIZ)
0x104
0x108
Section 56.15.21: OTG device IN endpoint transmit FIFO x size register
(OTG_DIEPTXFx)
...
0x114
Offset
address
0x400
Section 56.15.23: OTG host configuration register (OTG_HCFG)
0x404
Section 56.15.24: OTG host frame interval register (OTG_HFIR)
Section 56.15.25: OTG host frame number/frame time remaining register
0x408
(OTG_HFNUM)
Section 56.15.26: OTG_Host periodic transmit FIFO/queue status register
0x410
(OTG_HPTXSTS)
USB on-the-go full-speed (OTG_FS)
Register name
Register name
RM0432 Rev 6
2113/2301
2245
Need help?
Do you have a question about the STM32L4+ Series and is the answer not in the manual?