Download Print this page

Hitachi H8S/2633 Hardware Manual page 643

Advertisement

• Serial data reception (asynchronous mode)
Figure 16-7 shows a sample flowchart for serial reception.
The following procedure should be used for serial data reception.
Read ORER, PER, and
PER∨FER∨ORER= 1
Read RDRF flag in SSR
No
Read receive data in RDR, and
clear RDRF flag in SSR to 0
No
Clear RE bit in SCR to 0
Initialization
Start reception
FER flags in SSR
No
(Continued on next page)
RDRF= 1
Yes
All data received?
Yes
<End>
Figure 16-7 Sample Serial Reception Data Flowchart
[1]
[1]
[2] [3]
[2]
Yes
[3]
Error processing
[4]
[4]
[5]
[5]
SCI initialization:
The RxD pin is automatically
designated as the receive data
input pin.
Receive error processing and
break detection:
If a receive error occurs, read the
ORER, PER, and FER flags in
SSR to identify the error. After
performing the appropriate error
processing, ensure that the
ORER, PER, and FER flags are
all cleared to 0. Reception cannot
be resumed if any of these flags
are set to 1. In the case of a
framing error, a break can be
detected by reading the value of
the input port corresponding to
the RxD pin.
SCI status check and receive
data read :
Read SSR and check that RDRF
= 1, then read the receive data in
RDR and clear the RDRF flag to
0. Transition of the RDRF flag
from 0 to 1 can also be identified
by an RXI interrupt.
Serial reception continuation
procedure:
To continue serial reception,
before the stop bit for the current
frame is received, read the
RDRF flag, read RDR, and clear
the RDRF flag to 0. The RDRF
flag is cleared automatically
when DMAC or DTC is activated
by an RXI interrupt and the RDR
value is read.
625

Advertisement

loading

This manual is also suitable for:

Hd6432633Hd6432631Hd64f2633H8s/2632Hd6432632H8s/2631