Download Print this page

Hitachi H8S/2633 Hardware Manual page 555

Advertisement

ø
External clock
input
Clock input
to TCNT
TCNT
13.3.2
Compare Match Timing
Setting of Compare Match Flags A and B (CMFA, CMFB): The CMFA and CMFB flags in
TCSR are set to 1 by a compare match signal generated when the TCOR and TCNT values match.
The compare match signal is generated at the last state in which the match is true, just before the
timer counter is updated.
Therefore, when TCOR and TCNT match, the compare match signal is not generated until the
next incrementation clock input. Figure 13-4 shows this timing.
ø
TCNT
TCOR
Compare match
signal
CMF
534
N–1
Figure 13-3 Count Timing for External Clock Input
N
N
Figure 13-4 Timing of CMF Setting
N
N+1
N+1

Advertisement

loading

This manual is also suitable for:

Hd6432633Hd6432631Hd64f2633H8s/2632Hd6432632H8s/2631