Advertisement
Bit 3 Bit 2 Bit 1 Bit 0
Channel
IOC3 IOC2 IOC1 IOC0 Description
3
0
0
1
1
0
1
Note:
1. When the BFA bit in TMDR3 is set to 1 and TGR3C is used as a buffer register, this
setting is invalid and input capture/output compare is not generated.
430
0
0
TGR3C is Output disabled
output
1
compare
0
1
register*
1
0
0
1
1
0
1
0
0
TGR3C is
input
1
capture
*
1
register*
*
*
Initial output is 0
output
1
Output disabled
Initial output is 1
output
Capture input
source is
TIOCC3 pin
1
Capture input
source is channel
4/count clock
(Initial value)
0 output at compare match
1 output at compare match
Toggle output at compare
match
0 output at compare match
1 output at compare match
Toggle output at compare
match
Input capture at rising edge
Input capture at falling edge
Input capture at both edges
Input capture at TCNT4
count-up/count-down
*: Don't care
Advertisement
