Download Print this page

Hitachi H8S/2633 Hardware Manual page 916

Advertisement

ø
A23 to A0
CS7 to CS0
AS
RD
(read)
D15 to D0
(read)
HWR to LWR
D15 to D0
(write)
DACK0, DACK1
Figure 25-16 DMAC Single Address Transfer Timing / Two-State Access
T
T
1
2
t
DACD1
t
DACD2
903

Advertisement

loading

This manual is also suitable for:

Hd6432633Hd6432631Hd64f2633H8s/2632Hd6432632H8s/2631