Download Print this page

Hitachi H8S/2633 Hardware Manual page 515

Advertisement

Contention between Overflow/Underflow and Counter Clearing: If overflow/underflow and
counter clearing occur simultaneously, the TCFV/TCFU flag in TSR is not set and TCNT clearing
takes precedence.
Figure 11-56 shows the operation timing when a TGR compare match is specified as the clearing
source, and H'FFFF is set in TGR.
TCNT input
clock
TCNT
Counter
clear signal
TGF
TCFV
Figure 11-56 Contention between Overflow and Counter Clearing
492
ø
H'FFFF
Disabled
H'0000

Advertisement

loading

This manual is also suitable for:

Hd6432633Hd6432631Hd64f2633H8s/2632Hd6432632H8s/2631