Hitachi H8S/2633 Hardware Manual page 280

In normal mode, transfer is performed with channels A and B used in combination. Normal mode

can be specified by setting the FAE bit in DMABCR to 1 and clearing the BLKE bit in DMACRA

In normal mode, MAR is updated after each byte or word transfer in response to a single transfer

request, and this is executed the number of times specified in ETCRA. The transfer source is

specified by MARA, and the transfer destination by MARB.

Table 8-10 summarizes register functions in normal mode.

Table 8-10 Register Functions in Normal Mode

MARA : Memory address register A

MARB : Memory address register B

ETCRA : Transfer count register A

MARA and MARB specify the start addresses of the transfer source and transfer destination,

respectively, as 24 bits. MAR can be incremented or decremented by 1 or 2 each time a byte or

word is transferred, or can be fixed.

Incrementing, decrementing, or holding a fixed value can be set separately for MARA and

The number of transfers is specified by ETCRA as 16 bits. ETCRA is decremented each time a

transfer is performed, and when its value reaches H'0000 the DTE bit is cleared and transfer ends.

If the DTIE bit is set to 1 at this time, an interrupt request is sent to the CPU or DTC.

The maximum number of transfers, when H'0000 is set in ETCRA, is 65,536.

Source address

address register

Transfer counter Number of transfers Decremented every

Initial Setting

Start address of

transfer source

Start address of

transfer destination

Incremented/decremented

every transfer, or fixed

Incremented/decremented

every transfer, or fixed

transfer; transfer ends

when count reaches