Download Print this page

Hitachi H8S/2633 Hardware Manual page 1107

Advertisement

ADCSR—A/D Control/Status Register
Bit
Initial value
R/W
A/D end flag
0 [Clearing]
1 [Setting]
Note: * Only 0 can be written to these bits (to clear these flags).
:
7
6
ADF
ADIE
:
0
0
:
R/(W)*
R/W
A/D start
0 A/D conversion disabled.
1 (1) Single mode: A/D conversion starts. Automatically cleared
A/D interrupt enable
0 A/D conversion end interrupt (ADI) requests disabled.
1 A/D conversion end interrupt (ADI) requests enabled.
(1) Writing 0 to the ADF flag after reading ADF=1.
(2) When DTC is started by an ADI interrupt and ADDR is read.
(1)Single mode: On completion of A/D conversion.
(2)Scan mode: On completion of conversion of all specified channels.
Channel select 2 to 0
CH3
0
1
5
4
ADST
SCAN
CH3
0
0
R/W
R/W
R/W
Channel select 3
0 AN8 to AN11 set as group 0 analog input
pins, and AN12 to AN15 as group 1
analog input pins.
1 AN0 to AN3 set as group 0 analog input
pins, and AN4 to AN7 set as group 1
analog input pins.
Scan mode
0 Single mode
1 Scan mode
to 0 on completion of conversion on specified channel.
(2) Scan mode: A/D conversion starts. The selected channel
continues to be sequentially converted until this bit is
cleared to 0 by a software, reset, or standby mode is
selected, or module stop mode is selected.
CH2
CH1
CH0
0
0
0
1
1
0
1
1
0
0
1
1
0
1
0
0
0
1
1
0
1
1
0
0
1
1
0
1
H'FF98
3
2
1
CH2
CH1
0
0
0
R/W
R/W
Single mode
Scan mode
(SCAN= 0)
(SCAN= 1)
AN0
AN1
AN0, AN1
AN2
AN0 to AN2
AN3
AN0 to AN3
AN4
AN5
AN4, AN5
AN6
AN4 to AN6
AN7
AN4 to AN7
AN8
AN9
AN8, AN9
AN10
AN8 to AN10
AN11
AN8 to AN11
AN12
AN13
AN12, AN13
AN14
AN12 to AN14
AN15
AN12 to AN15
A/D
0
CH0
0
R/W
AN0
AN4
AN8
AN12
1095

Advertisement

loading

This manual is also suitable for:

Hd6432633Hd6432631Hd64f2633H8s/2632Hd6432632H8s/2631