Advertisement
Instruction
Mnemonic
XOR
XOR.B #xx:8,Rd
XOR.B Rs,Rd
XOR.W #xx:16,Rd
XOR.W Rs,Rd
XOR.L #xx:32,ERd
XOR.L ERs,ERd
XORC
XORC #xx:8,CCR
XORC #xx:8,EXR
Notes: 1. 2 when EXR is invalid, 3 when EXR is valid.
2. When n bytes of data are transferred.
3. An internal operation may require between 0 and 3 additional states, depending on the
preceding instruction.
4. This instruction should be used with the ER0, ER1, ER4, or ER5 general register only.
Branch
Instruction
Address
Fetch
Read
I
J
1
1
2
1
3
2
1
2
Byte
Stack
Data
Operation
Access
K
L
Word
Data
Internal
Access
Operation
M
N
975
Advertisement
