Samsung S5PC110 Manual page 1665

Risc microprocessor
Table of Contents

Advertisement

S5PC110_UM
10.3.3.40 ISRC1/2 Packet Register (ISRC_CON, R/W, Address = 0xFA11_0250)
ISRC_CON
ISRC_FR_RATE
ISRC2_EN
ISRC_TX_CON
10.3.3.41 ISRC1/2 Packet Register (ISRC1_HEADER1, R/W, Address = 0xFA11_0264)
ISRC1_HEADER1
ISRC_Cont
ISRC_Valid
-
ISRC status
10.3.3.42 ISRC1/2 Packet Register (ISRC1_DATA 00~15)
ISRC1_DATA 00, R/W, Address = 0xFA11_0270
ISRC1_DATA 01, R/W, Address = 0xFA11_0274
ISRC1_DATA 02, R/W, Address = 0xFA11_0278
ISRC1_DATA 03, R/W, Address = 0xFA11_027C
ISRC1_DATA 04, R/W, Address = 0xFA11_0280
ISRC1_DATA 05, R/W, Address = 0xFA11_0284
ISRC1_DATA 06, R/W, Address = 0xFA11_0288
ISRC1_DATA 07, R/W, Address = 0xFA11_028C
ISRC1_DATA 08, R/W, Address = 0xFA11_0290
ISRC1_DATA 09, R/W, Address = 0xFA11_0294
ISRC1_DATA 10, R/W, Address = 0xFA11_0298
ISRC1_DATA 11, R/W, Address = 0xFA11_029C
ISRC1_DATA 12, R/W, Address = 0xFA11_02A0
ISRC1_DATA 13, R/W, Address = 0xFA11_02A4
ISRC1_DATA 14, R/W, Address = 0xFA11_02A8
ISRC1_DATA 15, R/W, Address = 0xFA11_02AC
ISRC1_DATA 00~15
ISRC1_DATA00~15
Bit
[7:3]
Transmits ISRC1 (with or without ISRC2) packet once every
ISRC_FR_RATE+1 frames (or fields).
[2]
Transmits ISRC2 packet with ISRC1 packet.
[1:0]
00 = Does not transmit
01 = Transmits once
1x = Transmits every vsync with ISRC_FR_RATE
Bit
[7]
See Table 5-20 in HDMI v1.3specification.
[6]
See Table 5-20 in HDMI v1.3 specification.
[5:3]
Reserved
[2:0]
See Table 5-20 in HDMI v1.3 specification.
Bit
[7:0]
Specifies the ISRC2 packet body data (PB0~15 of ISRC2
packet body). For more information, see Table 5-21 in HDMI
v1.3 specification.
10 9BHIGH-DEFINITION MULTIMEDIA INTERFACE
Description
Description
Description
Initial State
5b00000
0
2b00
Initial State
0
0
3b000
3b000
Initial State
0x00
10-56

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents