Samsung S5PC110 Manual page 1727

Risc microprocessor
Table of Contents

Advertisement

S5PC110_UM
10.3.6.59 Tx Related Register (CEC_TX_BUFFER_0 ~ 15)
CEC_ TX_BUFFER_0, R/W, Address = 0xE1B0_0080
CEC_ TX_BUFFER_1, R/W, Address = 0xE1B0_0084
CEC_ TX_BUFFER_2, R/W, Address = 0xE1B0_0088
CEC_ TX_BUFFER_3, R/W, Address = 0xE1B0_008C
CEC_ TX_BUFFER_4, R/W, Address = 0xE1B0_0090
CEC_ TX_BUFFER_5, R/W, Address = 0xE1B0_0094
CEC_ TX_BUFFER_6, R/W, Address = 0xE1B0_0098
CEC_ TX_BUFFER_7, R/W, Address = 0xE1B0_009C
CEC_ TX_BUFFER_8, R/W, Address = 0xE1B0_00A0
CEC_ TX_BUFFER_9, R/W, Address = 0xE1B0_00A4
CEC_ TX_BUFFER_10, R/W, Address = 0xE1B0_00A8
CEC_ TX_BUFFER_11, R/W, Address = 0xE1B0_00AC
CEC_ TX_BUFFER_12, R/W, Address = 0xE1B0_00B0
CEC_ TX_BUFFER_13, R/W, Address = 0xE1B0_00B4
CEC_ TX_BUFFER_14, R/W, Address = 0xE1B0_00B8
CEC_ TX_BUFFER_15, R/W, Address = 0xE1B0_00BC
CEC_ TX_BUFFER_0~
CEC_ TX_BUFFER_15
Tx_Block_0 ~
Tx_Block_15
Bit
[7:0]
Specifies the byte #0 ~ #15 of CEC message. Each byte
corresponds to a block in a message. Block_0 is the
header block and block_1 ~15 are data blocks.
Note: The initiator and destination logical address in a
header block should be written by software.
10 9BHIGH-DEFINITION MULTIMEDIA INTERFACE
Description
Initial State
0
10-118

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents