Samsung S5PC110 Manual page 2007

Figure
Number
Figure 1-1 XTIpll Clock Timing........................................................................................................................... 1-8
Figure 1-2 EXTCLK Clock Input Timing ............................................................................................................. 1-8
Figure 1-3 Manual Reset Input Timing............................................................................................................... 1-9
Figure 1-4 Power-On Reset Sequence ............................................................................................................ 1-10
Figure 1-5 ROM/ SRAM Timing (Tacs = 0, Tcos = 0, Tacc = 2, Tcoh = 0, Tcah = 0, PMC = 0, ST = 0, DW = 16-
bit) ................................................................................................................................................... 1-11
Figure 1-6 OneNand Flash Timing................................................................................................................... 1-13
Figure 1-7 NAND Flash Timing ........................................................................................................................ 1-16
Figure 1-8 LPDDR1 SDRAM Read / Write Timing (Trp = 2, Trcd = 2, Tcl = 2, DW = 16-bit) .......................... 1-18
Figure 1-9 LCD Controller Timing .................................................................................................................... 1-21
Figure 1-10 LCD I80 Interface Timing................................................................................................................ 1-23
Figure 1-11 Camera Interface VSYNC Timing................................................................................................... 1-24
Figure 1-12 Camera Interface HREF Timing ..................................................................................................... 1-24
Figure 1-13 Camera Interface Data Timing ....................................................................................................... 1-25
Figure 1-14 High Speed SDMMC Interface Timing ........................................................................................... 1-26
Figure 1-15 SPI Interface Timing (CPHA = 0, CPOL = 1) ................................................................................. 1-27
Figure 1-16 IIC Interface Timing ........................................................................................................................ 1-30
Figure 1-17 Transport Stream Interface Timing ............................................................................................... 1-31
List of Figures
Title Page
Number