Samsung S5PC110 Manual page 1894

S5PC110_UM
5.4 PCM TIMING
shows the timing relationship for the PCM transfers.
Figure 5-1
Note in all cases, the PCM shift timing is derived by dividing the input clock, PCMCODEC_CLK. While the timing
is based upon the PCMCODEC_CLK, there is no attempt to realign the rising edge of the output PCMSCLK with
the original PCMCODEC_CLK input clock. These edges will be skewed by internal delay through the pads as well
as the divider logic. This does not represent a problem because the actual shift clock, PCMSCLK, is synchronized
with the data. Furthermore, even if the PCMSCLK output is not used, the skew will be significantly less than the
period of the PCMCODEC_CLK and does not represent a problem since most PCM interfaces capture data on the
falling edge of the clock.
shows a PCM transfer with the MSB configured to be coincident with the PCMSYNC. This MSB
Figure 5-1
positioning corresponds to setting the TX_MSB_POS and RX_MSB_POS bits in PCMCTL register to be 0.
input PCMCODEC _CLK
output PCMSCLK
output PCMFSYNC
output PCMSOUT
PCMSIN
input
internal pcm_irq
( sync to DSP clk )
15 14
15 14
Figure 5-1 PCM timing, POS_MSB_WR/RD = 0
. . .
13 1 0
. . .
13 1 0
5 PCM AUDIO INTERFACE
dont care 15
dont care 15
datain_reg_valid
14
14
5-3