Samsung S5PC110 Manual page 1904

Risc microprocessor
Table of Contents

Advertisement

S5PC110_UM
5.6.1.6 PCM Interrupt Status Register (PCM_IRQ_STAT)
The PCM_IRQ_STAT register is used to report IRQ status.
PCM_IRQ_STAT, R, Address = 0xE230_0014
PCM_IRQ_STAT, R, Address = 0xE120_0014
PCM_IRQ_STAT, R, Address = 0xE2B0_0014
The bit definitions for the PCM_IRQ_STATUS Register are described below:
PCM_IRQ_STAT
Reserved
IRQ_PENDING
TRANSFER
_DONE
TXFIFO_EMPTY
TXFIFO_ALMOST
_EMPTY
TXFIFO_FULL
TXFIFO_ALMOST
_FULL
TXFIFO_ERROR
_STARVE
TXFIFO_ERROR
_OVERFLOW
RXFIFO_EMPTY
Bit
[31:14]
Reserved
[13]
Monitoring PCM IRQ.
1 = PCM IRQ is occurred.
0 = PCM IRQ is not occurred.
[12]
Interrupt is generated every time the serial shift for a word
completes
1 = IRQ is occurred.
0 = IRQ is not occurred.
[11]
Interrupt is generated whenever the TX FIFO is empty
1 = IRQ is occurred.
0 = IRQ is not occurred.
[10]
Interrupt is generated whenever the TxFIFO is ALMOST
empty.
1 = IRQ is occurred.
0 = IRQ is not occurred.
[9]
Interrupt is generated whenever the TX FIFO is full
1 = IRQ is occurred.
0 = IRQ is not occurred.
[8]
Interrupt is generated whenever the TX FIFO is ALMOST
full.
1 = IRQ is occurred.
0 = IRQ is not occurred.
[7]
Interrupt is generated for TX FIFO starve ERROR.
This occurs whenever the TX FIFO is read when it is still
empty.
This is considered as an ERROR and will have unexpected
results
1 = IRQ is occurred.
0 = IRQ is not occurred.
[6]
Interrupt is generated for TX FIFO overflow ERROR.
This occurs whenever the TX FIFO is written when it is
already full. This is considered as an ERROR and will have
unexpected results
1 = IRQ is occurred.
0 = IRQ is not occurred.
[5]
Interrupt is generated whenever the RX FIFO is empty
Description
5 PCM AUDIO INTERFACE
Initial State
0
0
0
0
0
0
0
0
0
0
5-13

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents