Samsung S5PC110 Manual page 1507

Risc microprocessor
Table of Contents

Advertisement

S5PC110_UM
SDO_Yn / SDO_CBn /
SDO_CRn
Reserved
11 Bit Signed Filter Coefficients
Bit
[31:11]
Reserved, read as zero, do not modify
[10:0]
Setting values of anti-aliasing filter coefficients is
constrained in such a way that total sum of filter
coefficients should be equal to a predefined
constant. Otherwise, DC component of filter output
would be re-scaled from the original one. The value
of the constant depends on the setting of
SDO_SCALE register :for Y channel,
0x251, at 7.5 IRE setup and 7:3 ratio
0x25D, at 7.5 IRE setup and 10:4 ratio
0x281, at 0 IRE setup and 7:3 ratio
0x28F, at 0 IRE setup and 7:3 ratio,for CB channel,
0x1F3, at 7.5 IRE setup and 7:3 ratio
0x200, at 7.5 IRE setup and 10:4 ratio
0x21E, at 0 IRE setup and 7:3 ratio
0x228, at 0 IRE setup and 7:3 ratio, and for CR
channel,
0x2C0, at 7.5 IRE setup and 7:3 ratio
0x2D1, at 7.5 IRE setup and 10:4 ratio
0x2C0, at 0 IRE setup and 7:3 ratio
0x30D, at 0 IRE setup and 7:3 ratio.
This setting is valid if the bit [6] of SDO_CONFIG
register is set to composite. The setting of Y Filter is
applied only to CVBS output.
Description
7 6BTVOUT & VIDEO DAC
Initial State
0
The reset
values are set
for the case of
ITU-R BT.470
compliant
NTSC signal
which has 7.5
IRE setup and
10:4 video-to-
sync ratio.
Refer to "1.15
RESISTERS
DESCRIPTIO
N".
7-35

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents